• 제목/요약/키워드: Parallel Integration

검색결과 159건 처리시간 0.028초

Enumeration of axial rotation

  • Yoon, Yong-San
    • Advances in biomechanics and applications
    • /
    • 제1권2호
    • /
    • pp.85-93
    • /
    • 2014
  • In this paper, two procedures of enumerating the axial rotation are proposed using the unit sphere of the spherical rotation coordinate system specifying 3D rotation. If the trajectory of the movement is known, the integration of the axial component of the angular velocity plus the geometric effect equal to the enclosed area subtended by the geodesic path on the surface of the unit sphere. If the postures of the initial and final positions are known, the axial rotation is determined by the angular difference from the parallel transport along the geodesic path. The path dependency of the axial rotation of the three dimensional rigid body motion is due to the geometric effect corresponding to the closed loop discontinuity. Firstly, the closed loop discontinuity is examined for the infinitesimal region. The general closed loop discontinuity can be evaluated by the summation of those discontinuities of the infinitesimal regions forming the whole loop. This general loop discontinuity is equal to the surface area enclosed by the closed loop on the surface of the unit sphere. Using this quantification of the closed loop discontinuity of the axial rotation, the geometric effect is determined in enumerating the axial rotation. As an example, the axial rotation of the arm by the Codman's movement is evaluated, which other methods of enumerating the axial rotations failed.

임계모드에서 동작하는 단일 전력단 고역률 방전등용 전자식 안정기에 관한 연구 (A Study on Single-Stage High-Power-Factor Electronic Ballast for Discharge Lamps Operating in Critical Conduction Mode)

  • 서철식;박재욱;심광열;김해준;원재선;김동희
    • 대한전기학회논문지:전기기기및에너지변환시스템부문B
    • /
    • 제54권12호
    • /
    • pp.601-608
    • /
    • 2005
  • This paper presents a novel single-stage high-power-factor electronic ballast for fluorescent lamps operating in critical conduction mode. The proposed topology is based on integration of boost converter as power factor corrector(PFC) and a half-bridge high frequency parallel resonant inverter into a single stage. The input stage of the boost converter is operating in critical conduction mode for positive and negative half cycle voltage respectively at line frequency(60Hz). So that a boost converter makes the line current follow naturally the sinusoidal line voltage waveform. The simulated and experimental results for 100W fluorescent lamps operating at 42kHz switching frequency and 220V line voltage have been obtained. This proposed inverter will be able to be practically used as a power supply in various fields as induction heating applications, fluorescent lamp and DC-DC converter etc.

Modified droop control scheme for load sharing amongst inverters in a micro grid

  • Patel, Urvi N.;Gondalia, Dipakkumar;Patel, Hiren H.
    • Advances in Energy Research
    • /
    • 제3권2호
    • /
    • pp.81-95
    • /
    • 2015
  • Microgrid, which can be considered as an integration of various dispersed resources (DRs), is characterized by number of DRs interfaced through the power electronics converters. The microgrid comprising these DRs is often operated in an islanded mode. To minimize the cost, reduce complexity and increase reliability, it is preferred to avoid any communication channel between them. Consequently, the droop control method is traditionally adopted to distribute active and reactive power among the DRs operating in parallel. However, the accuracy of distribution of active and reactive power among the DRs controlled by the conventional droop control approach is highly dependent on the value of line impedance, R/X i.e., resistance to reactance ratio of the line, voltage setting of inverters etc. The limitations of the conventional droop control approach are demonstrated and a modified droop control approach to reduce the effect of impedance mis-match and improve the time response is proposed. The error in reactive power sharing is minimized by inserting virtual impedance in line with the inverters to remove the mis-match in impedance. The improved time response is achieved by modifying the real-power frequency droop using arctan function. Simulations results are presented to validate the effectiveness of the control approach.

On the Hardware Complexity of Tree Expansion in MIMO Detection

  • Kong, Byeong Yong;Lee, Youngjoo;Yoo, Hoyoung
    • Journal of Semiconductor Engineering
    • /
    • 제2권3호
    • /
    • pp.136-141
    • /
    • 2021
  • This paper analyzes the tree expansion for multiple-input multiple-output (MIMO) detection in the viewpoint of hardware implementation. The tree expansion is to calculate path metrics of child nodes performed in every visit to a node while traversing the detection tree. Accordingly, the tree-expansion unit (TEU), which is responsible for such a task, has been an essential component in a MIMO detector. Despite the paramount importance, the analyses on the TEUs in the literature are not thorough enough. Accordingly, we further investigate the hardware complexity of the TEUs to suggest a guideline for selection. In this paper, we focus on a pair of major ways to implement the TEU: 1) a full parallel realization; 2) a transformation of the formulae followed by common subexpression elimination (CSE). For a logical comparison, the numbers of multipliers and adders are first enumerated. To evaluate them in a more practical manner, the TEUs are implemented in a 65-nm CMOS process, and their propagation delays, gate counts, and power consumptions were measured explicitly. Considering the target specification of a MIMO system and the implementation results comprehensively, one can choose which architecture to adopt in realizing a detector.

플렉시블 디스플레이가 이용된 웨어러블 패션 제품 개발 및 상용화 동향에 관한 연구 (A Study on the Development and Commercialization Trends of Wearable Fashion Products Using Flexible Displays)

  • 이혜원
    • 패션비즈니스
    • /
    • 제25권4호
    • /
    • pp.125-140
    • /
    • 2021
  • Recently, flexible displays have been used as part of fashion beyond the concept of parts for electronic products. The flexible display applied to wearable fashion products flexibly bends according to the wearing position of the human body and, at the same time, decorates the fashion product more splendidly through the screen on which images or videos are displayed. Flexible displays, which are used for clothes and accessories, combine analogue fashion sensibility with digital screens to create a new level of convergence product design and expand the range of fashion design and fashion materials. This study aims to analyze the trends of the development and commercialization of fashion products that use flexible displays. As a research method, theoretical research and empirical research through case analysis were conducted in parallel. First, as a theoretical study, the morphological and technical characteristics of flexible displays were examined. Through theoretical studies, the effect of the characteristics of flexible displays on the development of wearable fashion products was investigated. Second, as an empirical case study, the design of wearable fashion products using flexible displays over the past 10 years and the characteristics of the displays used in the products were analyzed. Based on the characteristics analyzed, the product design, display and product integration methods and the commercialization stages of wearable fashion products using flexible displays were analyzed.

Hybrid genetic-paired-permutation algorithm for improved VLSI placement

  • Ignatyev, Vladimir V.;Kovalev, Andrey V.;Spiridonov, Oleg B.;Kureychik, Viktor M.;Ignatyeva, Alexandra S.;Safronenkova, Irina B.
    • ETRI Journal
    • /
    • 제43권2호
    • /
    • pp.260-271
    • /
    • 2021
  • This paper addresses Very large-scale integration (VLSI) placement optimization, which is important because of the rapid development of VLSI design technologies. The goal of this study is to develop a hybrid algorithm for VLSI placement. The proposed algorithm includes a sequential combination of a genetic algorithm and an evolutionary algorithm. It is commonly known that local search algorithms, such as random forest, hill climbing, and variable neighborhoods, can be effectively applied to NP-hard problem-solving. They provide improved solutions, which are obtained after a global search. The scientific novelty of this research is based on the development of systems, principles, and methods for creating a hybrid (combined) placement algorithm. The principal difference in the proposed algorithm is that it obtains a set of alternative solutions in parallel and then selects the best one. Nonstandard genetic operators, based on problem knowledge, are used in the proposed algorithm. An investigational study shows an objective-function improvement of 13%. The time complexity of the hybrid placement algorithm is O(N2).

FPGA 기반 저전력 및 저비용 휴대용 빔포머 설계 (FPGA-Based Low-Power and Low-Cost Portable Beamformer Design)

  • 정갑중;박철영
    • 한국산업정보학회논문지
    • /
    • 제24권1호
    • /
    • pp.31-38
    • /
    • 2019
  • 본 논문에서는 초음파 응용 영상 기술의 다양한 임상 진단 응용이 가능한 파이프라인 회로 구성 방식을 가지는 빔포밍 프런트 엔드 플랫폼을 개발한다. 하드웨어 설계에서는 전력, 통합수준 및 복제 가능성이 중요한 확장 가능한 애플리케이션은 물론 압축 애플리케이션을 대상으로 한다. 펌웨어 디자인으로는 차세대 고수준의 합성 도구인 Vivado HLS 툴을 사용하여 최대의 생산성 향상으로 설계 생산성을 가속화하는 새로운 IP 및 시스템 중심 설계 환경 구축을 통하여 최적의 FPGA 병렬 처리 수준을 달성 하도록 구현하였다. 설계된 디지털 빔포머는 향후 시스템 사양의 재구성이나 변경시 적절한 수정 및 보완이 가능하고, 임의의 이미지 영역을 생성할 수 있는 스캔 데이터의 고속 관리 기능을 지원한다.

A Multi-level Perception Security Model Using Virtualization

  • Lou, Rui;Jiang, Liehui;Chang, Rui;Wang, Yisen
    • KSII Transactions on Internet and Information Systems (TIIS)
    • /
    • 제12권11호
    • /
    • pp.5588-5613
    • /
    • 2018
  • Virtualization technology has been widely applied in the area of computer security research that provides a new method for system protection. It has been a hotspot in system security research at present. Virtualization technology brings new risk as well as progress to computer operating system (OS). A multi-level perception security model using virtualization is proposed to deal with the problems of over-simplification of risk models, unreliable assumption of secure virtual machine monitor (VMM) and insufficient integration with virtualization technology in security design. Adopting the enhanced isolation mechanism of address space, the security perception units can be protected from risk environment. Based on parallel perceiving by the secure domain possessing with the same privilege level as VMM, a mechanism is established to ensure the security of VMM. In addition, a special pathway is set up to strengthen the ability of information interaction in the light of making reverse use of the method of covert channel. The evaluation results show that the proposed model is able to obtain the valuable risk information of system while ensuring the integrity of security perception units, and it can effectively identify the abnormal state of target system without significantly increasing the extra overhead.

달의 위상 변화에 관한 교과서의 지식 통합 과정 및 학생 정신 모델의 비교 연구 (A Comparative Study of Knowledge Integration in the Textbook and Students' Mental Model about the Phases of the Moon)

  • 성나해;최승언
    • 한국지구과학회지
    • /
    • 제29권2호
    • /
    • pp.163-174
    • /
    • 2008
  • 본 연구의 목적은 달의 위상 변화 원인에 관한 교과서의 탐구활동과 학습자의 정신 모델을 비교하여 효과적인 교수 설계를 위한 시사점을 찾는 데 있다. 이를 위해 중학교 3학년 교과서 9종과 25명의 학생들을 조사하여 현직 교사를 포함한 9인의 과학교육 전문가들이 교차 분석하였다. 그 결과 탐구활동은 현상을 관측하고 공간 모델을 설정하여 검증하는 활동으로 이루어져 있었고 탐구활동에서 다루는 과학 개념은 달의 공전, 태양광선의 평행과 달의 반사면, 태양-지구-달의 위치관계, 지구에서 보는 달의 위상에 대한 개념이었다. 이 개념들은 모델 설정 및 조작, 시공간 관계의 사용, 추론, 의사소통 기능과 연결되어 있지만 과학자들의 실제 탐구에 필요한 중요 기능이 생략되어 있었다. 한편 학생들의 정신 모델은 과학적 모델, 혼재형 모델, 대안적 모델로 나누어 각 유형별로 논의하였다. 지식 통합의 관점에서는 교수 설계 시 다양한 탐구 경로를 통해 학습자의 선개념과 새로운 개념의 연결을 권장하고 있으나 이상의 결과는 개념 연결을 강화할 기회가 충분하게 제공되지 않음을 보여준다.

도로 주행환경 분석을 위한 빅데이터 플랫폼 구축 정보기술 인프라 개발 (Development of Information Technology Infrastructures through Construction of Big Data Platform for Road Driving Environment Analysis)

  • 정인택;정규수
    • 한국산학기술학회논문지
    • /
    • 제19권3호
    • /
    • pp.669-678
    • /
    • 2018
  • 본 연구는 차량센싱데이터, 공공데이터 등 다종의 빅데이터를 활용하여 주행환경 분석 플랫폼 구축을 위한 정보기술 인프라를 개발하였다. 정보기술 인프라는 H/W 기술과 S/W 기술로 구분할 수 있다. 먼저, H/W 기술은 빅데이터 분산 처리를 위한 병렬처리 구조의 소형 플랫폼 서버를 개발하였다. 해당 서버는 1대의 마스터 노드와 9대의 슬래이브 노드로 구성하였으며, H/W 결함에 따른 데이터 유실을 막기 위하여 클러스터 기반 H/W 구성으로 설계하였다. 다음으로 S/W 기술은 빅데이터 수집 및 저장, 가공 및 분석, 정보시각화를 위한 각각의 프로그램을 개발하였다. 수집 S/W의 경우, 실시간 데이터는 카프카와 플럼으로 비실시간 데이터는 스쿱을 이용하여 수집 인터페이스를 개발하였다. 저장 S/W는 데이터의 활용 용도에 따라 하둡 분산파일시스템과 카산드라 DB로 구분하여 저장하는 인터페이스를 개발하였다. 가공 S/W는 그리드 인덱스 기법을 적용하여 수집데이터의 공간 단위 매칭과 시간간격 보간 및 집계를 위한 프로그램을 개발하였다. 분석 S/W는 개발 알고리즘의 탐재 및 평가, 장래 주행환경 예측모형 개발을 위하여 제플린 노트북 기반의 분석 도구를 개발하였다. 마지막으로 정보시각화 S/W는 다양한 주행환경 정보제공 및 시각화를 위하여 지오서버 기반의 웹 GIS 엔진 프로그램을 개발하였다. 성능평가는 개발서버의 메모리 용량과 코어개수에 따른 연산 테스트를 수행하였으며, 타 기관의 클라우드 컴퓨팅과도 연산성능을 비교하였다. 그 결과, 개발 서버에 대한 최적의 익스큐터 개수, 메모리 용량과 코어 개수를 도출하였으며, 개발 서버는 타 시스템 보다 연산성능이 우수한 것으로 나타났다.