Browse > Article
http://dx.doi.org/10.9723/jksiis.2019.24.1.031

FPGA-Based Low-Power and Low-Cost Portable Beamformer Design  

Jeong, GabJoong ((주)액티브네트웍스)
Park, CheolYoung (대구대학교 전자전기공학부)
Publication Information
Journal of Korea Society of Industrial Information Systems / v.24, no.1, 2019 , pp. 31-38 More about this Journal
Abstract
In this paper, we develop a beamforming front end platform with pipeline circuit configuration method that can apply various clinical diagnostic applications of ultrasound image technology. Hardware design targets compression applications as well as scalable applications where power, integration levels and replication possibilities are important. Firmware design was implemented to achieve optimal FPGA parallel processing level by constructing new IP and system-oriented design environment to accelerate design productivity with maximum productivity improvement using Vivado HLS tool, which is a next generation high level synthesis tool. Former supports the high-speed management function of scan data that can create an image area arbitrarily and can be appropriately corrected and supplemented when reconfiguring or changing system specifications in the future.
Keywords
FPGA; Test Bench; Ultrasonic Beamformer;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Lee, Y. J., and Lee, H. H., "Ultrasonic Application and Recent Trends in Diagnostic Medical Imaging," The Magazine of the IEIE, Vol. 44, No. 3, pp. 40-50, 2017.
2 Ma, J., Karadayi, K., Ali, M., and Kim, Y., "Software-based Ultrasound Phase Rotation Beamforming on Multi-core DSP," in Proc. IEEE International Ultrasonics Symposium, pp. 503-506, 2011.
3 Basem Ahmed Hassan, "Low-Cost Digital Ultrasound Beamformer Design using Field Programmable Gate Arrays," Master's Thesis, Cairo University, 2012.
4 Chen, K., Lam, B., Sodini, C. G., and Chandrakasan, A. P., "System Energy Model for a Digital Ultrasound Beamformer with Image Quality Control," in Proc. IEEE International Ultrasonics Symposium, pp. 615-618, 2012.
5 Park, H. N., and Lee, J. G., "Ultrasonic Beamforming Design and CUDA Performance Comparison using OpenCL," in Proc. The Institute of Electronics and Information Engineers 2014 Summer Symposium, Vol. 37, No. 1, pp. 1103-1106, 2014.
6 Lim, B. G. and Kang, M. H., "HW/SW Co-design For an Ultrasonic Signal Processing System Using Zynq SoC," Journal of The Institute of Electronics and Information Engineers, Vol. 51, No. 8, pp. 148-155, 2014.   DOI
7 Xilinx, Vivado Design Suite User Guide, Programming and Debugging, UG908, Apr 20, 2017.
8 Spaulding, J., Eldar, Y. C,. and Murmann, B., "A Sub-Nyquist Analog Front-End with Subarray Beamforming for Ultrasound Imaging," in Proc. IEEE International Ultrasonics Symposium, 2015.
9 Xilinx 7 Series FPGAs Data Sheet: Overview, DS180, Mar. 28, 2017.