• Title/Summary/Keyword: Parallel Communication

Search Result 1,115, Processing Time 0.026 seconds

An Enhanced Instantaneous Circulating Current Control for Reactive Power and Harmonic Load Sharing in Islanded Microgrids

  • Lorzadeh, Iman;Abyaneh, Hossein Askarian;Savaghebi, Mehdi;Lorzadeh, Omid;Bakhshai, Alireza;Guerrero, Josep M.
    • Journal of Power Electronics
    • /
    • v.17 no.6
    • /
    • pp.1658-1671
    • /
    • 2017
  • To address the inaccurate load demand sharing problems among parallel inverter-interfaced voltage-controlled distributed generation (DG) units in islanded microgrids (MGs) with different DG power ratings and mismatched feeder impedances, an enhanced voltage control scheme based on the active compensation of circulating voltage drops is proposed in this paper. Using the proposed strategy, reactive power and harmonic currents are shared accurately and proportionally without knowledge of the feeder impedances. Since the proposed local controller consists of two well-separated fundamental and harmonic voltage control branches, the reactive power and harmonic currents can be independently shared without having a remarkable effect on the amplitude or quality of the DGs voltage, even if nonlinear (harmonic) loads are directly connected at the output terminals of the units. In addition, accurate load sharing can also be attained when the plug-and-play performance of DGs and various loading conditions are applied to MGs. The effects of communication failures and latency on the performance of the proposed strategy are also explored. The design process of the proposed control system is presented in detail and comprehensive simulation studies on a three-phase MG are provided to validate the effectiveness of the proposed control method.

A Design of Parameterized Viterbi Decoder for Multi-standard Applications (다중 표준용 파라미터화된 비터비 복호기 IP 설계)

  • Park, Sang-Deok;Jeon, Heung-Woo;Shin, Kyung-Wook
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.12 no.6
    • /
    • pp.1056-1063
    • /
    • 2008
  • This paper describes an efficient design of a multi-standard Viterbi decoder that supports multiple constraint lengths and code rates. The Viterbi decoder is parameterized for the code rates 1/2, 1/3 and constraint lengths 7,9, thus it has four operation nodes. In order to achieve low hardware complexity and low power, an efficient architecture based on hardware sharing techniques is devised. Also, the optimization of ACCS (Accumulate-Subtract) circuit for the one-point trace-back algorithm reduces its area by about 35% compared to the full parallel ACCS circuit. The parameterized Viterbi decoder core has 79,818 gates and 25,600 bits memory, and the estimated throughput is about 105 Mbps at 70 MHz clock frequency. Also, the simulation results for BER (Bit Error Rate) performance show that the Viterbi decoder has BER of $10^{-4}$ at $E_b/N_o$ of 3.6 dB when it operates with code rate 1/3 and constraints 7.

Design of Pipeline-based Failure Recovery Method for VOD Server (파이프라인 개념을 이용한 VOD 서버의 장애 복구 방법 연구)

  • Lee, Joa-Hyoung;Park, Chong-Myoung;Jung, In-Bum
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.12 no.5
    • /
    • pp.942-947
    • /
    • 2008
  • A cluster server usually consists of a front end node and multiple backend nodes. Though increasing the number of bookend nodes can result in the more QoS(Quality of Service) streams for clients, the possibility of failures in backend nodes is proportionally increased. The failure causes not only the stop of all streaming service but also the loss of the current playing positions. In this paper, when a backend node becomes a failed state, the recovery mechanisms are studied to support the unceasing streaming service. The basic techniques are hewn as providing very high speed data transfer rates suitable for the video streaming. However, without considering the architecture of cluster-based VOD server, the application of these basic techniques causes the performance bottleneck of the internal network for recovery and also results in the inefficiency CPU usage of backend nodes. To resolve these problems, we propose a new failure recovery mechanism based on the pipeline computing concept.

A Design of Authentication/Security Processor IP for Wireless USB (무선 USB 인증/보안용 프로세서 IP 설계)

  • Yang, Hyun-Chang;Shin, Kyung-Wook
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.12 no.11
    • /
    • pp.2031-2038
    • /
    • 2008
  • A small-area and high-speed authentication/security processor (WUSB_Sec) IP is designed, which performs the 4-way handshake protocol for authentication between host and device, and data encryption/decryption of wireless USB system. The PRF-256 and PRF-64 are implemented by CCM (Counter mode with CBC-MAC) operation, and the CCM is designed with two AES (Advanced Encryption Standard) encryption coles working concurrently for parallel processing of CBC mode and CTR mode operations. The AES core that is an essential block of the WUSB_Sec processor is designed by applying composite field arithmetic on AF$(((2^2)^2)^2)$. Also, S-Box sharing between SubByte block and key scheduler block reduces the gate count by 10%. The designed WUSB_Sec processor has 25,000 gates and the estimated throughput rate is about 480Mbps at 120MHz clock frequency.

Feature Extraction Using Trace Transform for Insect Footprint Recognition (곤충 발자국 패턴 인식을 위한 Trace Transform 기반의 특징값 추출)

  • Shin, Bok-Suk;Cho, Kyoung-Won;Cha, Eui-Young
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.12 no.6
    • /
    • pp.1095-1100
    • /
    • 2008
  • In a process of insect foot recognition, footprint segments as basic areas for recognition need to be extracted from scanned insect footprints and appropriate features should be found from the footprint segments in order to discriminate kinds of insects, because the characteristics of the features are important to classify insects. In this paper, we propose methods for automatic footprint segmentation and feature extraction. We use a Trace transform method in order to find out appropriate features from the extracted segments by the above methods. The Trace transform method builds a new type of data structure from the segmented images by functions using parallel trace lines and the new type of data structure has characteristics invariant to translation, rotation and reflection of images. This data structure is converted to Triple features by Diametric and Circus functions, and the Triple features are used for discriminating patterns of insect footprints. In this paper, we show that the Triple features found by the proposed methods are enough distinguishable and appropriate for classifying kinds of insects.

Efficiency Low-Power Signal Processing for Multi-Channel LiDAR Sensor-Based Vehicle Detection Platform (멀티채널 LiDAR 센서 기반 차량 검출 플랫폼을 위한 효율적인 저전력 신호처리 기법)

  • Chong, Taewon;Park, Daejin
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.25 no.7
    • /
    • pp.977-985
    • /
    • 2021
  • The LiDAR sensor is attracting attention as a key sensor for autonomous driving vehicle. LiDAR sensor provides measured three-dimensional lengths within range using LASER. However, as much data is provided to the external system, it is difficult to process such data in an external system or processor of the vehicle. To resolve these issues, we develop integrated processing system for LiDAR sensor. The system is configured that client receives data from LiDAR sensor and processes data, server gathers data from clients and transmits integrated data in real-time. The test was carried out to ensure real-time processing of the system by changing the data acquisition, processing method and process driving method of process. As a result of the experiment, when receiving data from four LiDAR sensors, client and server process was operated using background or multi-core processing, the system response time of each client was about 13.2 ms and the server was about 12.6 ms.

The Design of a High-Performance RC4 Cipher Hardware using Clusters (클러스터를 이용한 고성능 RC4 암호화 하드웨어 설계)

  • Lee, Kyu-Hee
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.23 no.7
    • /
    • pp.875-880
    • /
    • 2019
  • A RC4 stream cipher is widely used for security applications such as IEEE 802.11 WEP, IEEE 802.11i TKIP and so on, because it can be simply implemented to dedicated circuits and achieve a high-speed encryption. RC4 is also used for systems with limited resources like IoT, but there are performance limitations. RC4 consists of two stages, KSA and PRGA. KSA performs initialization and randomization of S-box and K-box and PRGA produces cipher texts using the randomized S-box. In this paper, we initialize the S-box and K-box in the randomization of the KSA stage to reduce the initialization delay. In the randomization, we use clusters to process swap operation between elements of S-box in parallel and can generate two cipher texts per clock. The proposed RC4 cipher hardware can initialize S-box and K-box without any delay and achieves about 2 times to 6 times improvement in KSA randomization and key stream generation.

A 2.4-GHz CMOS Power Amplifier with a Bypass Structure Using Cascode Driver Stage to Improve Efficiency (효율 개선을 위해 캐스코드 구동 증폭단을 활용한 바이패스 구조의 2.4-GHz CMOS 전력 증폭기)

  • Jang, Joseph;Yoo, Jinho;Lee, Milim;Park, Changkun
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.23 no.8
    • /
    • pp.966-974
    • /
    • 2019
  • In this study, we propose a CMOS power amplifier (PA) using a bypass technique to enhance the efficiency in the low-power region. For the bypass structure, the common-gate (CG) transistor of the cascode structure of the driver stage is divided in two parallel branches. One of the CG transistors is designed to drive the power stage for high-power mode. The other CG transistor is designed to bypass the power stage for low-power mode. Owing to a turning-off of the power stage, the power consumption is decreased in low-power mode. The measured maximum output power is 20.35 dBm with a power added efficiency of 12.10%. At a measured output power of 11.52 dBm, the PAE is improved from 1.90% to 7.00% by bypassing the power stage. Based on the measurement results, we verified the functionality of the proposed bypass structure.

A study on the User Experience in SNS shopping service -Focused on Instagram- (SNS 쇼핑 서비스의 사용자 경험 연구 -인스타그램을 중심으로-)

  • Kim, Go-Eun;Kim, Seung-In
    • Journal of Digital Convergence
    • /
    • v.17 no.8
    • /
    • pp.407-413
    • /
    • 2019
  • The purpose of this study is to measure the shopping experience of a more specific SNS shopping service, limited to shopping through the Instagram of the Millennial Generation. Based on the AISAS purchasing phase, a qualitative study was conducted on the user experience of SNS shopping services in parallel with the survey and in-depth interviews. As a result of the study, the aesthetic experience appeared mainly in the Attention stage and the Interest stage, the emotional experience in the Action stage and the Share stage, and the cognitive experience in the Search stage. While there have been many empirical studies on the impact of SNS on consumer behavior to date, this study is meaningful in that it has led to a contextual study of the user experience on SNS shopping services. The research is expected to help establish a brand and service strategy differentiated from existing mobile shopping services when providing SNS shopping services in the future.

Adaptive Convolution Filter-Based 3D Plane Reconstruction for Low-Power LiDAR Sensor Systems (저전력 LiDAR 시스템을 위한 Adaptive Convolution Filter에 기반한 3D 공간 구성)

  • Chong, Taewon;Park, Daejin
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.25 no.10
    • /
    • pp.1416-1426
    • /
    • 2021
  • In the case of a scanning type multi-channel LiDAR sensor, the distance error called a walk error may occur due to a difference in received signal power. This work error causes different distance values to be output for the same object when scanning the surrounding environment based on multiple LiDAR sensors. For minimizing walk error in overlapping regions when scanning all directions using multiple sensors, to calibrate distance for each channels using convolution on external system. Four sensors were placed in the center of 6×6 m environment and scanned around. As a result of applying the proposed filtering method, the distance error could be improved by about 68% from average of 0.5125 m to 0.16 m, and the standard deviation could be improved by about 48% from average of 0.0591 to 0.030675.