Browse > Article
http://dx.doi.org/10.6109/jkiice.2019.23.7.875

The Design of a High-Performance RC4 Cipher Hardware using Clusters  

Lee, Kyu-Hee (R&D Center, World Tech Inc.)
Publication Information
Journal of the Korea Institute of Information and Communication Engineering / v.23, no.7, 2019 , pp. 875-880 More about this Journal
Abstract
A RC4 stream cipher is widely used for security applications such as IEEE 802.11 WEP, IEEE 802.11i TKIP and so on, because it can be simply implemented to dedicated circuits and achieve a high-speed encryption. RC4 is also used for systems with limited resources like IoT, but there are performance limitations. RC4 consists of two stages, KSA and PRGA. KSA performs initialization and randomization of S-box and K-box and PRGA produces cipher texts using the randomized S-box. In this paper, we initialize the S-box and K-box in the randomization of the KSA stage to reduce the initialization delay. In the randomization, we use clusters to process swap operation between elements of S-box in parallel and can generate two cipher texts per clock. The proposed RC4 cipher hardware can initialize S-box and K-box without any delay and achieves about 2 times to 6 times improvement in KSA randomization and key stream generation.
Keywords
Stream cipher algorithm; RC4 hardware; Light-weight cipher algorithm; cluster encryption;
Citations & Related Records
Times Cited By KSCI : 1  (Citation Analysis)
연도 인용수 순위
1 P. Jindal, and B. Singh, "A Survey on RC4 Stream Cipher," International Journal of Computer Network and Information Security, vol. 7, pp. 37-45, Jun. 2015.
2 P. Jindal, and B. Singh, "RC4 Encryption-A Literature Survey," Procedia Computer Science, pp.697-705, vol.46, 2015.   DOI
3 E. Kartikadarm, T. Listyorini, and R. Rahim, "An Android mobile RC4 simulation for education," World Transactions on Engineering and Technology Education, pp.75-79, vol.16, no.1, 2018.
4 K. H. Lee, "A Modulo Arithmetic Technique for RC4 Hardware Design," Journal of The Institute of Electronics and Information Engineers, pp.119-124, vol. 55, no. 7, Jul. 2018.   DOI
5 B. Y. Choi, J. H. Lee, and H. S. Cho, "FPGA Implementation and Performance Analysis of High Speed Architecture for RC4 Stream Cipher Algorithm," Journal of the Korea Institute of Information Security and Cryptology, vol. 14, pp. 123-134, Aug. 2004.
6 P. Kitos, G. Kostopoulos, N. Sklavos, and O. Koufopavlou, "Hardware Implementation of the RC4 Stream Cipher," 2003 46th Midwest Symposium on Circuits and Systems, pp. 1363-1366, vol. 3, 2004.
7 S. S. Gupta, K. Sinha, S. Maitra, and B. P. Sinha, "One Byte per Clock: A Novel RC4 Hardware," Progress in Cryptology-INDOCRYPT 2010, pp. 347-363, 2010.
8 K. H. Tsoi, K. H. Lee, and P. H. W. Leong, "A Massively Parallel RC4 Key Search Engine," Proceedings. 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, pp. 13-21, 2002.