1 |
John G. Proakis, Digital Communications, McGraw-Hill, 1995
|
2 |
A.J. Viterbi, 'Error bounds for convolutional codes and asymptotically optimum decoding algorithm,' IEEE Trans. Inf. Theory, vol. IT-13, no. 2, pp. 260-269, Apr. 1967
|
3 |
I. Ahmed, T. Arclan, 'A Reconfigurable Viterbi Decoder for a Communication Platform', Int. Conf. on Field Programmable Logic Applications (FPL'06), pp. 1-6, Aug., 2006
|
4 |
A.J. Viterbi, J.K. Omura, Principles of Digital Communications and Coding, McGraw-Hill Inc., 1979
|
5 |
M. Quax, I. Held, 'Multi-Standard Embedded Processor for Viterbi Decoding', Global Signal Processing & Expos, GSPx2005
|
6 |
강창언, 디지털 통신 시스템, 청문각, 1992
|
7 |
L. Bissi, P. Placidi, G. Baruffa, A. Scorzoni, 'A Multi-Standard Reconfigurable Viterbi Decoder using Embedded FPGA blocks', IEEE EURO- MICRO Conf. on Digital System Design (DSD'06), pp. 146-154, 2006
|
8 |
G. Feygin, P.G. Gulak, 'Architectureal Tradeoffs for Survivor Sequence Memory Management in Viterbi Decoders' IEEE Transaction on Comm., vol. 41, No. 3, pp. 425-429, March 1993
DOI
ScienceOn
|