• Journal of Power Electronics
• /
• v.9 no.2
• /
• pp.173-179
• /
• 2009

This paper proposes a new three-phase diode rectifier system with a sinusoidal input current at unity power factor and a regulated and isolated output voltage at low level. The inherent natural wave-shaping capability of the reduced kVA polyphase transformer together with an active current wave-shaping technique results in a significant reduction of input and output filter requirements associated with switching ripple and EMI. The operation principles are described along with a design example and a comparative evaluation. Experimental results on a 1.5kW prototype are provided to validate the proposed concept.

• Proceedings of the KIPE Conference
• /
• 2007.07a
• /
• pp.438-440
• /
• 2007

This paper shows a new kind of push-pull switching converter for fuel-cell system and analyses the connected characteristics of it. In these characteristics, we are concerned about the high harmonic rate of output current, we also have designed the filter system for the inverter. Besides, the characteristics should be certified better if the ripple of the fuel-cell output current has been eliminated.

• Journal of Power Electronics
• /
• v.9 no.2
• /
• pp.133-145
• /
• 2009

In this paper a modular high performance MV-to-LV rectifier based on a cascaded H-bridge rectifier is presented. The proposed rectifier can directly connect to the medium voltage levels and provide a low-voltage and highly-stable DC interface with the consumer applications. The input stage eliminates the necessity for heavy and bulky step-down transformers. It corrects the input power factor and maintains the voltage balance among the individual DC buses. The second stage includes the high frequency parallel-output DC/DC converters which prepares the galvanic isolation, regulates the output voltage, and attenuates the low frequency voltage ripple ($2f_{line}$) generated by the first stage. The parallel-output converters can work in interleaving mode and the active load-current sharing technique is utilized to balance the load power among them. The detailed analysis for modeling and control of the proposed structure is presented. The validity and performance of the proposed topology is verified by simulation and experimental results.

• Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
• /
• v.28 no.2
• /
• pp.1-8
• /
• 2014

In this paper, SOA Current and Temperature Driver which consisted of LabVIEW programming part capable of current and temperature transient response pattern design, DAQ module for analog voltage in&out, and voltage to current converting chips has realized. The output current(possible to 3A) from the Driver to SOA was clearly constant without ripple and also showed no variance until 1mA unit for a long time operation. The temperature of TEC took several seconds to reach a set temperature, and were maintained stably within ${\pm}^0.1{\circ}C$ for several hours. The proposed Driver can replace the previous high cost SOA Drivers for wavelength swept lasers fully and provides the convenience of transient response design capability for current and temperature.

• Journal of Power Electronics
• /
• v.14 no.4
• /
• pp.661-670
• /
• 2014

A new DC/DC converter with zero voltage switching is proposed for applications with high input voltage and high load current. The proposed converter has two circuit modules that share load current and power rating. Interleaved pulse-width modulation (PWM) is adopted to generate switch control signals. Thus, ripple currents are reduced at the input and output sides. For high-voltage applications, each circuit module includes two half-bridge legs that are connected in series to reduce switch voltage rating to $V_{in}/2$. These legs are controlled with the use of asymmetric PWM. To reduce the current rating of rectifier diodes and share load current for high-load-current applications, two center-tapped rectifiers are adopted in each circuit module. The primary windings of two transformers are connected in series at the high voltage side to balance output inductor currents. Two series capacitors are adopted at the AC terminals of the two half-bridge legs to balance the two input capacitor voltages. The resonant behavior of the inductance and capacitance at the transition interval enable MOSFETs to be switched on under zero voltage switching. The circuit configuration, system characteristics, and design are discussed in detail. Experiments based on a laboratory prototype are conducted to verify the effectiveness of the proposed converter.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.20 no.3
• /
• pp.280-289
• /
• 2015

A high-efficiency full-bridge DC-DC converter with a current-doubler rectifier and an asymmetric pulse-width modulation is proposed. Through the asymmetric pulse-width modulation, the proposed converter achieves zero-voltage switching of power switches without the circulating currents. The proposed converter reduces the output current ripple through the current-doubler rectifier. A control strategy is suggested for the proposed converter to charge battery banks. A constant current and constant voltage charging is performed. The proposed converter achieved a higher efficiency compared with the conventional full-bridge DC-DC converter with a phase-shift modulation. The performance of the proposed converter is evaluated by the experimental results for a 1.0 kW prototype circuit.

• Proceedings of the Korean Institute of IIIuminating and Electrical Installation Engineers Conference
• /
• 2007.11a
• /
• pp.59-62
• /
• 2007

In this paper, we composed solar generation system with multi-phase interleaved boost converter Solar generated voltage is low, so it has need of the boost power conversion device for supply power to normal load. The multi-phase interleaved boost converter is easy to boost voltage and it can be reduced both input current ripple and output voltage ripple because it is composed with multi-phase. We simulated and tested multi-phase interleaved boost converter applied three-phase.

• Journal of Electrical Engineering and Technology
• /
• v.3 no.1
• /
• pp.68-78
• /
• 2008

This paper introduces a complete package for SRM drive on Power System Computer-Aided Design/Electromagnetic Transients (PSCAD/EMTDC). A three-phase SRM drive is modeled and simulated on PSCAD. The motor is modeled using an accurate nonlinear analytical model that takes into consideration the machine nonlinearities. A current control algorithm is applied for torque ripple minimization to achieve a smooth output torque which is necessary for high performance applications. The motor drive is tested for four-quadrant operations. The modeled SRM is capable of operating as a motor or generator during clockwise and counterclockwise motions. The proposed package helps in understanding the operational principles of switched reluctance motors, investigating the dynamic characteristics of SRM drives, and achieving a high performance dynamic control task.

• Proceedings of the KIPE Conference
• /
• 2004.07b
• /
• pp.547-550
• /
• 2004

An interleaved single-stage power-factor-correction (PFC) AC/DC converter is presented in this paper. The proposed converter is combined by two single-stage AC/DC converters based on flyback converter Each PFC stage operates in discontinuous conduction mode (DCM). By exploiting the interleaving technique, the input ripple current and output ripple voltage are reduced. The proposed converter complied with EN/1EC61000-3-2 harmonic regulations achieves high efficiency and low cost. The performance of the proposed converter was evaluated on a 180W $(90W\times2,\;24V,\;7.5A)$ experimental prototype.

• Proceedings of the IEEK Conference
• /
• 2008.06a
• /
• pp.1069-1070
• /
• 2008

This paper presents a high efficient two-stage interleaved synchronous buck CMOS DC-DC converter. The proposed circuit has a fixed duty cycle as 0.5 by an added buck converter. And it causes the best ripple cancelation of the output current ripple. The proposed circuit was simulated by HSPICE with a standard CMOS $0.35{\mu}m$ process parameter.