• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.59 no.12
• /
• pp.2273-2277
• /
• 2010

In this paper a 2.4GHz CMOS colpitts type microwave oscillator was designed and fabricated using H-spice and Cadence Spetre. There are 140MHz difference between the oscillation frequency and the resonance frequency of a tank circuit of the designed oscillator. The difference is seemed to be due to the parasitic component of the transistor. The inductors used in this design are the spiral inductors proposed in other papers. Cascode current source was used as a bias circuit of a oscillator and the output transistor of the current source is used as the oscillation transistor. A common drain buffer amplifier was used at the output of the oscillator. The measured oscillation frequency and output power of the oscillator are 2.173GHz and -5.53dBm.

• Proceedings of the Korean Institute of IIIuminating and Electrical Installation Engineers Conference
• /
• 2002.11a
• /
• pp.151-156
• /
• 2002

The output voltage of Synchronous Generator is regulated constantly by field current control in excitation system. A synchronous generator is equipped with an automatic voltage regulator(AVR), which is responsible for keeping the constant output voltage under normal operating conditions about various levels. High frequency PWM converter (Current Mode Control Buck converter) type excitation system for synchronous generator is able to sustain output voltage level properly when the fault condition happened. This paper deals with the design and evaluation of the excitation system controller for a synchronous generator to improve the steady state and transient stability. The simulation and experimental results show that the proposed excitation system is improve the respons time by the AVR(automatic voltage regulator) of 50kW synchronous generator that is applied the current mode control excitation system.

• Progress in Superconductivity and Cryogenics
• /
• v.3 no.2
• /
• pp.21-26
• /
• 2001

Superconducting synchronous generators and motors are designed based on 2 dimensional electro-magnetic approach. In the case of generator, if the machine output rating and terminal voltage are decided the armature rating current will be decided automatically according to its power factor. However, in the case of motor, if the output rating is given with [hp] or [kw] units, the armature terminal voltage and current are not decided directly because the machines armature input power and mechanical output are different by way of losses. So in order to calculate the armature current more accurately. the machine losses must be included in the design procedure. In this paper the machine loss of superconducting motor are analyzed and used for decision of the armature input power and current. Moreover, the differences of voltage equations between superconducting synchronous generator and motor are considered.

• Proceedings of the KIPE Conference
• /
• 1999.07a
• /
• pp.585-590
• /
• 1999

The conventional $CO_2$ inverter arc machine has constant voltage output characteristic and uses constant wire speed controller for welding current control. By adoption of PWM inverter to the welding machine, the spattering was reduced rather than the thyrister arc welding machine or AC arc welding machine. Moreover, by the high switching frequency, the output reactor size could be reduced evidently. Recently, the studies on optimal voltage and current waveform for the welding performance improvement have been studied. In this paper, a new instantaneous output current control scheme during the short circuit mode was proposed and showed the capability of arc stability improvement and the reduction of spatter generation.

• Proceedings of the KIEE Conference
• /
• 2002.04a
• /
• pp.112-115
• /
• 2002

Previous AC/DC PFC Boost Converter perceives feed forward signal of input and feedback signal of output for average current-mode control. Previous Boost Converter, the quantity of input current will be decreased by the decrease of output current in light load, and also power factor comes to be decreased. Also the efficiency of converter will be decreased by the decrease of power factor. The proposed converter presents the good PFC(Power Factor Correction), low line current hormonic distortions and tight output voltage regulations using non-dissipative snubber. The proposed converter also has a high efficiency by non-dissipative snubber circuit. To show the superiority of this converter is verified through the experiment with a 640W, 100kHz prototype converter.

• ETRI Journal
• /
• v.29 no.1
• /
• pp.70-78
• /
• 2007

A new low-voltage CMOS interface circuit with digital output for piezo-resistive transducer is proposed. An input current sensing configuration is used to detect change in piezo-resistance due to applied pressure and to allow low-voltage circuit operation. A simple 1-bit first-order delta-sigma modulator is used to produce an output digital bitstream. The proposed interface circuit is realized in a 0.35 ${\mu}m$ CMOS technology and draws less than 200 ${\mu}A$ from a single 1.5 V power supply voltage. Simulation results show that the circuit can achieve an equivalent output resolution of 9.67 bits with less than 0.23% non-linearity error.

• The Transactions of the Korean Institute of Electrical Engineers
• /
• v.41 no.1
• /
• pp.24-31
• /
• 1992

A 24 pulse current source inverter for reducing the harmonics in output currents is presented in this paper. The proposed system operates a 24 pulse inverter by adding only tap changing circuit which consists of several taps and static switching elements to the 12 pulse inverter, which is the double connected 3 phase 6 pulse inverter with an auto transfomer. Also to optimize the effectiveness of the harmonic reduction, the optimum turn ratio and tap changing control angle of auto transfomer are decided by digital simulation and its validity is verified with experiment. And under the optimum condition, it is clarified that the harmonics components involved in the output current of the proposed inverter are nearly equal to those of the conventional 24 pulse inverter.

• ETRI Journal
• /
• v.42 no.5
• /
• pp.790-798
• /
• 2020

Herein, a low-ripple coarse-fine digital low-dropout regulator (D-LDO) without ringing in the transient state is proposed. Conventional D-LDO suffers from a ringing problem when settling the output voltage at a large load transition, which increases the settling time. The proposed D-LDO removes the ringing and reduces the settling time using an auxiliary power stage which adjusts its output current to a load current in the transient state. It also achieves a low output ripple voltage using a comparator with a complete comparison signal. The proposed D-LDO was fabricated using a 65-nm CMOS process with an area of 0.0056 μ㎡. The undershoot and overshoot were 47 mV and 23 mV, respectively, when the load current was changed from 10 mA to 100 mA within an edge time of 20 ns. The settling time decreased from 2.1 ㎲ to 130 ns and the ripple voltage was 3 mV with a quiescent current of 75 ㎂.

• Journal of the Korean Institute of Telematics and Electronics B
• /
• v.32B no.9
• /
• pp.1239-1246
• /
• 1995

A forced commutated cycloconverter (FCC) is a direct ac-ac converter capable of providing simultaneous voltage and frequency transformations. In this paper, vector control of an induction motor controlling stator current with forced commutated cycloconverter is presented. The advantage of current control is that the stator dynamics are eliminated and high performance vector control can be achieved. A novel modulation method based on dq transformation techniques is presented. Proposed modulation strategy generates the low frequency modulation function by the instantaneous value of the desired output voltages not by the steady state values of output magnitude and output frequency. PI control and predictive control algorithm for current control are applied, and the validity of proposed method is confirmed through digital simulations. Simulation results of step response and torque distubance and current control are presented.

• Journal of Power Electronics
• /
• v.5 no.3
• /
• pp.206-211
• /
• 2005

Conventional switched capacitor converters have an inherent drawback that their efficiency decreases as the output current increases. This inherent drawback is due to a periodical forced charging and discharging operation in the internal switched capacitors accompanied by a large capacitor current. Their efficiency can not be increased by decreasing its internal resistance. As a result, conventional switched capacitor converters have been limited to uses with a very small output current. To solve this problem we presented a novel switched capacitor converter topology that uses a resonant operation instead of the forced charging and discharging operation. Its advantage over a conventional switched capacitor converter is higher efficiency even in a high output current region. In this paper, the operation analysis and steady-state characteristics are described in detail for a half buck type switched capacitor converter, and they are confirmed by experimentation.