• Title/Summary/Keyword: Lock-in Frequency

Search Result 244, Processing Time 0.03 seconds

Lock-in frequency improvement of ring laser gyro using a low - scattering mirror (저산란 반사경을 이용한 링레이저 자이로의 주파수 잠긴 개선)

  • Jo, Min-Sik;Shim, Kyu-Min;Kwon, Yong-Yool;Chung, Tae-Ho;Oh, Moon-Su;Lee, Soo-Sang;Cho, Hyun-Ju;Son, Seong-Hyun;Moon, Gun;Lee, Jae-Chul
    • Korean Journal of Optics and Photonics
    • /
    • v.13 no.4
    • /
    • pp.336-339
    • /
    • 2002
  • For the improvement of the lock-in frequency of a ring laser gyro, a low-scattering mirror was employed in the laser resonator. A super-polishing technique produced fine mirror substrates of less than 1-A-rms-roughness. The mirror coating using an ionbeam sputtering technique reduced the scattering loss to less than 30 ppm. As a result of the mirror scattering enhancement of the ring laser, the lock-in frequency of the gyro was improved up to about 0.1 deg/sec.

A Robust PLL Technique Based on the Digital Lock-in Amplifier under the Non-Sinusoidal Grid Conditions (디지털 록인앰프를 이용한 비정현 계통하에서 강인한 PLL 방법)

  • Ashraf, Muhammad Noman;Khan, Reyyan Ahmad;Choi, Woojin
    • Proceedings of the KIPE Conference
    • /
    • 2018.11a
    • /
    • pp.104-106
    • /
    • 2018
  • The harmonics and the DC offset in the grid can cause serious synchronization problems for grid connected inverters (GCIs) which leads not able to satisfy the IEEE 519 and p1547 standards in terms of phase and frequency variations. In order to guarantee the smooth and reliable synchronization of GCIs with the grid, Phase Locked Loop (PLL) is the crucial element. Typically, the performance of the PLL is assessed to limit the grid disturbances e.g. grid harmonics, DC Offset and voltage sag etc. To ensure the quality of GCI, the PLL should be precise in estimating the grid amplitude, frequency and phase. Therefore, in this paper a novel Robust PLL technique called Digital Lock-in Amplifier (DLA) PLL is proposed. The proposed PLL estimate the frequency variations and phase errors accurately even in the highly distorted grid voltage conditions like grid voltage harmonics, DC offsets and grid voltage sag. To verify the performance of proposed method, it is compared with other six conventional used PLLs (CCF PLL, SOGI PLL, SOGI LPF PLL, APF PLL, dqDSC PLL, MAF PLL). The comparison is done by simulations on MATLAB Simulink. Finally, the experimental results are verified with Single Phase GCI Prototype.

  • PDF

An Efficient Coarse Tuning Scheme for Fast Switching Frequency Synthesizer in PHS Applications (PHS 어플리케이션에서의 빠른 스위칭 주파수 합성기를 위한 효율적인 Coarse Tuning 방법)

  • Park Do-Jin;Jung Sung-Kyu;Kim Jin-Kyung;Pu Young-Gun;Jung Ji-Hoon;Lee Kang-Yoon
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.43 no.9 s.351
    • /
    • pp.10-16
    • /
    • 2006
  • This paper presents a fast switching CMOS frequency synthesizer with a new coarse tuning scheme for PHS applications. The proposed coarse tuning method selects the optimal tuning capacitances of the LC-VCO to optimize the phase noise and the lock-time. The measured lock-time is about $20{\mu}s$ and the phase noise is -121dBc/Hz at 600kHz offset. This chip is fabricated with $0.25{\mu}m$ CMOS technology, and the die area is $0.7mm{\times}2.1mm$. The power consumption is 54mW at 2.7V supply voltage.

ANALYSIS OF ROTARY OSCILLATION CIRCULAR CYLINDER USING UNSTEADY TWO DIMENSIONAL NAVIER-STOKES EQUATIONS (2차원 Navier-Stokes식을 이용한 회전 진동하는 원형실린더 주위 유동해석)

  • Lee, M.K.;Kim, J.S.
    • 한국전산유체공학회:학술대회논문집
    • /
    • 2009.11a
    • /
    • pp.27-33
    • /
    • 2009
  • In this paper, the flow past a rotary oscillating circular cylinder is simulated. The high-order and high-resolution numerical schemes with the characteristic boundary conditions are used for the compressible Navier-Stokes equation. The frequencies of rotating oscillation are $0.19\;{\leq}\;S_f\;{\leq}\;0.25$ for the maximum angular $\theta_{max}=10^{\circ}$ and $17^{\circ}$. The flow conditions are Mach number of 0.3 and Reynolds number of 1000. At Lock-on and Non-lock-on region which are defined by the relation between the vortex shedding frequency and the oscillating frequency, the drag and lift coefficient are analyzed.

  • PDF

Frequency-domain Diffuse Optical Tomography System Adopting Lock-in Amplifier (Lock-in 증폭기를 채용한 주파수영역 확산 광단층촬영 시스템)

  • Jun, Young-Sik;Baek, Woon-Sik
    • Korean Journal of Optics and Photonics
    • /
    • v.22 no.3
    • /
    • pp.134-140
    • /
    • 2011
  • In this paper, we developed a frequency-domain diffuse optical tomography(DOT) system for non-invasively imaging in vivo. The system uses near-infrared(NIR) light sources and detectors for which the photon propagation in human tissue is dominated by scattering rather than by absorption. We present the experimental reconstruction images of absorption and scattering coefficients using a liquid tissue phantom, and we obtain the location and shape of an anomaly which has different optical properties than the phantom.

Change of Vortex Dynamics in the Cylinder Wake by the Lock-on to Oscillatory Incident Flow (진동 유동장에서 유동공진에 의한 실린더 후류의 와류 특성 변화)

  • Kim, Won-Tae;Sung, Jae-Yong;Yoo, Jung-Yul
    • Transactions of the Korean Society of Mechanical Engineers B
    • /
    • v.27 no.11
    • /
    • pp.1645-1654
    • /
    • 2003
  • When vortex shedding is locked-on to a single frequency oscillatory flow, the variations of vortex dynamics are investigated using a time-resolved PIV system. Wake regions of recirculation and vortex formation, dynamic behavior of the shed vortices and the Reynolds stress fields are measured in the wake-transition regime at the Reynolds number 360. In the lock-on state, reduction of the wake region occurs and flow energy distributed downstream moves upstream being concentrated near the cylinder base. To observe the dynamic behavior of the shed vortices, the trajectory of the vortex center extended to the inside of the wake bubble is considered, which describes well the formation and evolution processes. The Reynolds stresses and their contributions to overall force balance on the wake bubble manifest the increase of the drag force by the lock-on.

The Design of Microstrip Array Antenna with Phase Lock (위상 고정 마이크로스트립 어레이 안테나 설계)

  • 강희조;오양현;고영혁
    • Journal of the Korean Institute of Telematics and Electronics A
    • /
    • v.28A no.10
    • /
    • pp.791-798
    • /
    • 1991
  • In this paper, microstrip array antenna with the phase lock are designed to consist of main lobe and sidelobe with difference 21.97dB for sharp beam pattern using Tchebyscheff polynominals. Microstrip array antenna with phase lock of 0$^{\circ}$, 45$^{\circ}$, 90$^{\circ}$ are designed, to scan beam for 0$^{\circ}$, 6$^{\circ}$, 12$^{\circ}$ to be 1:2:2:1 for the relative current distribution. The designed microstrip array antenna with phase lock is measured in terms of various characteristics such as return loss, resonant frequency, radiation pattern, bandwidth, beamwidth, and the measurement value and theoretical value agreed with each other. Also, the patch array antenna with the relative current distribution is presented phase shift for beam scanning.

  • PDF

Implementation of an Automatic Door Lock System Using DTMF Signal of a Mobile Phone (모바일 단말기의 DTMF 신호를 이용한 자동 도어락 시스템 구현)

  • Bae Ki-Won;Yang Doo-Yeong
    • The Journal of the Korea Contents Association
    • /
    • v.6 no.1
    • /
    • pp.8-13
    • /
    • 2006
  • In this thesis, an automatic door lock system using a dual tone multiple frequency(DTMF) signal generated as pushing the key button of mobile phone is proposed and implemented. This system consists of a transmitter module and a receiver module for processing the DTMF signal of mobile phone. The DTMF signal of mobile phone connected with ear-phone jack enter into the input terminal of DTMF receiver and those are encoded by a code-converter with 4-bits binary format in the DTMF receiver. The encoded output signals are transmitted to the amplitude shift keying(ASK) modulator of transmitter module and the modulated ASK signals which are converted into radio frequency(RF) signals propagate in a free space. The RF signals passed through a free space are demodulated by the ASK demodulator of receiver module and the demodulated ASK signals are sent to a micro-controller unit(MCU). The output signals processed by the MCU are compared with the secreted identification number which is prerecorded in a microprocessor and are transferred to a power relay. If the result is the same, the automatic door lock system opens a door. In the opposite case, it maintains closing the door. The implemented automatic door lock system operates well in mobile environments.

  • PDF

A Stability-Secured Loop Bandwidth Controllable Frequency Synthesizer for Multi-Band Mobile DTV Tuners

  • Kim, Kyeong-Woo;Akram, Muhammad Abrar;Hwang, In-Chul
    • IEIE Transactions on Smart Processing and Computing
    • /
    • v.4 no.3
    • /
    • pp.141-144
    • /
    • 2015
  • A broadband radio frequency synthesizer for multi-band, multi-standard mobile DTV tuners is proposed, it's loop bandwidth can be calibrated to optimize integrated phase noise performance without the problem of phase noise peaking. For this purpose, we proposed a new third-order scalable loop filter and a scalable charge pump circuit to minimize the variation in phase margin during calibration. The prototype phase-lock loop is fabricated in 180nm complementary metal-oxide semiconductor shows that it effectively prevents phase noise peaking from growing while the loop bandwidth increases by up to three times.

A Study on the Optimum Design of Fast-Lock PLL using FLL (FLL을 이용하여 Lock을 가속시킨 PLL의 최적 설계에 관한 연구)

  • Kang, Kyung;Park, Yun-Sik;Park, Jae-Boum;Woo, Young-Shin;Sung, Man-Young
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2002.07b
    • /
    • pp.1132-1135
    • /
    • 2002
  • In this paper, we propose a phase-locked loop (PLL) with dual loops in which advantages of both loops can be combined. Frequency-locked loop (FLL) which is composed of two frequency-to-voltage converters (FVC) and an amplifier makes the frequency synchronize very fast and output signal is synchronized in phase with the input reference signal by charge pump PLL. This structure can improve the trade-off between acquisition behavior and locked behavior.

  • PDF