• 전자공학회논문지A
• /
• 제30A권10호
• /
• pp.20-26
• /
• 1993

The base-collector capacitance of an npn bipolar transistor in bipolar or BiCMOS technology has significant influence on the switching performances, and comprises pnjunction component and MOS component. Both components have complicated dependences on the isolation oxide structure, epitaxial doping density, and bias voltage. Analytical/empirical formulas for both components are derived in this paper for a generic isolation structure as a function of epitaxial doping density and bias voltage based on some theoretical understanding and two-dimensional device simulations. These formulas are useful in estimating the effect of device isoation schemes on the switching speed of bipolar transistors.

• 한국정보통신학회:학술대회논문집
• /
• 한국해양정보통신학회 2003년도 춘계종합학술대회
• /
• pp.249-252
• /
• 2003

본 논문에서는 반도체 방식의 직접 터치식 capacitive type 지문인식센서의 신호처리를 위한 회로를 제안하였다. 센서로부터의 capacitance의 변화를 전압의 신호로 전환하기 위해서 charge-sharing 방식의 회로를 적용하였다. 지문센서 감도저하의 가장 큰 원인인 sensor plate에 존재하는 parasitic capacitance를 제거하여 ridge와 valley 사이의 전압차를 향상시키기 위하여 기존과는 다른 아날로그 버퍼회로를 설계 적용하였다. 센서 하부회로와의 isolation 대책을 통하여 ESD 및 노이즈방지를 위한 설계를 실시하였다. 제안된 신호처리회로는 128$\times$144 pixel 규모의 회로로 구현되었다. 본 설계회로는 향후 생체인식을 이용한 정보보호용 지문인식 시스템에 응용될 수 있으리라 본다.

• Journal of Power Electronics
• /
• 제17권1호
• /
• pp.305-313
• /
• 2017

A novel interference isolation method is proposed by using several designed coils in capacitive power transfer systems as isolation impedances. For each designed coil, its stray parameters such as the inter-turn capacitance, coil resistance and capacitance between the coil and the core, etc. are taken into account. An equivalent circuit model of the designed coil is established. According to this equivalent circuit, the impedance characteristic of the coil is calculated. In addition, the maximum impedance point and the corresponding excitation frequency of the coil are obtained. Based on this analysis, six designed coils are adopted to isolate the interference from power delivery. The proposed method is verified through experiments with a power carrier frequency of 1MHz and a data carrier frequency of 8.7MHz. The power and data are transferred parrallelly with a data carrier attenuation lower than -5dB and a power attenuation on the sensing resistor higher than -45dB.

• 대한전기학회논문지:전기물성ㆍ응용부문C
• /
• 제54권4호
• /
• pp.178-184
• /
• 2005

In this paper, using diplexer structure and varactor diode controlled by reverse bias voltage for diplexer switch gives possibilities to improve isolation and current characteristics. 1 have newly designed switch with high isolation by application varactor diode corresponding to capacitor of diplexer. The low-pass filter for proposed tunable diplexer passes the microwave signal in the bandwidth for wireless cellular network systems and high-pass filter passes it in the bandwidth for wireless personal communication services (PCS) network systems. As the capacitance of the low-pass filter increases, the cut-off frequency can be moved to low frequency, so that the switch is on state in cellular bandwidth and off state in the PCS bandwidth, in contrast to, as the capacitance for attenuation characteristic of high-pass filter increases, it can be moved to high frequency, so that the switch is off state and on state in the cellular bandwidth. it is possible to improve isolation and current consumption characteristics by application diplexer design methods and varactor diode. 1 expect that the tunable diplexer circuit and design methods should be able to find applications on MMIC and low temperature copired ceramic (LTCC).

• 한국정보통신학회논문지
• /
• 제7권6호
• /
• pp.1297-1303
• /
• 2003

반도체 방식의 capacitive type 지문인식센서의 신호처리를 위한 개선된 회로를 설계하였다. 최 상위 sensor plate가 지문의 굴곡을 감지한 capacitance의 변화를 전압의 신호로 전환하기위해서 charge-sharing 방식의 회로를 적용하였다. 지문센서 감도저하의 가장 큰 원인인 sensor plate에 존재하는 parasitic capacitance를 최소화하고 ridge와 valley 사이의 전압차를 향상시키기 위하여 기존과는 다른 아날로그버퍼회로를 설계하였다. 센서전압과 기준전압 신호를 비교하기 위해서 비교기를 설계하였으며, 센서어레이의 수직, 수평간 isolation 대책을 통하여 ESD 및 노이즈방지를 위한 설계를 제안하였다. 제안된 신호처리회로는 128${\times}$l44 pixel 규모의 회로로 구현되었다. 본 설계회로는 향후 생체인식을 이용한 정보보호용 지문인식 시스템에 응용될 수 있으리라본다.

• Journal of Electrical Engineering and Technology
• /
• 제11권6호
• /
• pp.1656-1663
• /
• 2016

A capacitive wireless power transfer (C-WPT) system uses an electric field to transmit power through a physical isolation barrier which forms a pair of ac link capacitors between the metal plates. However, the physical dimension and low dielectric constant of the interface medium severely limit the effective link capacitance to a level comparable to the main switch output capacitance of the transmitting circuit, which thus narrows the soft-switching range in the light load condition. Moreover, by fundamental limit analysis, it can be proved that such a low link capacitance increases operating frequency and capacitor voltage stress in the full load condition. In order to handle these problems, this paper investigates optimal design of double matching transformer networks for C-WPT. Using mathematical analysis with fundamental harmonic approximation, a design guideline is presented to avoid unnecessarily high frequency operation, to suppress the voltage stress on the link capacitors, and to achieve wide ZVS range even with low link capacitance. Simulation and hardware implementation are performed on a 5-W prototype system equipped with a 256-pF link capacitance and a 200-pF switch output capacitance. Results show that the proposed scheme ensures zero-voltage-switching from full load to 10% load, and the switching frequency and the link capacitor voltage stress are kept below 250 kHz and 452 V, respectively, in the full load condition.

• 한국전자파학회논문지
• /
• 제16권2호
• /
• pp.167-173
• /
• 2005

직렬 PIN 다이오드 스위치의 격리도는 PIN 다이오드의 병렬 커패시턴스에 의해 제한을 받으며, 스위치 구동회로는 PIN 다이오드 스위치의 스위칭 속도를 제한한다. 이런 문제를 극복하기 위해, 병렬 공진 인턱턴스와 TTL 호환의 스위치 구동회로가 적용된 높은 격리도와 고속 스위칭의 PIN 다이오드 스위치를 제안하였다. 3 GHz PIN 다이오드 스위치의 측정 결과, 1 GHz의 주파수 대역폭, 1.5 dB 이내의 삽입 손실, 65 dB의 격리도, 15 dB 이상의 반사 손실 그리고 30 ns 이내의 스위칭 속도를 나타내었다. 특히, 병렬 공진 인덕턴스를 사용한 3 GHz스위치는 15 dB의 격리도 향상을 나타내었다.

• 한국전기전자재료학회논문지
• /
• 제25권12호
• /
• pp.949-954
• /
• 2012

The K-PCS and W-CDMA dual band dielectric duplexer and bandpass filters have been designed and fabricated. The dual band duplexer consists of the separate monoblock K-PCS and W-CDMA duplexers using common antenna port. The coupling capacitance and I/O impedance matching have been designed to minimize the cross interference between the bands. Isolations of crosspoint between Tx and Rx in K-PCS and W-CDMA dualband were about 47 dB and 100 dB, respectively. On the other hand, isolations of Tx and Rx in K-PCS and W-CDMA were about 66 dB and 65 dB, respectively. The difference between 47 dB and 100 dB originated from the different center frequencies in Tx and Rx of K-PCS and W-CDMA bands. The coupling capacitance of the bandwidth, I/O capacitance of I/O matching and impedance matching, and various capacitances were important role to fabricate the dielectric duplexer and bandpass filters.

• 한국전기전자재료학회논문지
• /
• 제13권12호
• /
• pp.977-982
• /
• 2000

Conventional transistors which have vertical structure show increased parasitic capacitance characteristics in accordance with the increase of non-active base area and collector area. These consequently have disadvantage for high speed switching performance. In this paper, a lateral structure transistor which has minimized parasitic capacitance by using SDB(Silicon Direct Bonding) wafer and oxide sidewall isolation utilizing silicon trench technology is presented. Its structural characteristics are designed by ATHENA(SUPREM4), the process simulator from SILVACO International, and its performance is proven by ATLAS, the device simulator from SILVACO International. The performance of the proposed lateral structure transistor is certified through the V$\_$CE/-I$\_$C/ characteristics curve, h$\_$FE/-I$\_$C/ characteristics, and GP-plot. Cutoff Frequency is 13.7㎓.

• JSTS:Journal of Semiconductor Technology and Science
• /
• 제3권1호
• /
• pp.33-41
• /
• 2003

In this work, process optimization techniques for high frequency performance of HBTs are presented. The techniques are focused on reducing parasitic base resistance and base-collector capacitance, which are key elements determining the high frequency characteristics of HBTs. Several fabrication techniques, which can significantly reduce the parasitic elements of the HBTs for improved high frequency performance, are proposed and verified by the measured data of the fabricated devices.