• Title/Summary/Keyword: Input Error Amplification

Search Result 13, Processing Time 0.02 seconds

Relaxation of the Circuit Mismatching of the Viterbi Decoder using Input Error Amplification (입력 에러 증폭 방법을 이용한 비터비 디코더의 회로 구현 미스 매칭 문제 개선)

  • Yang, Chang-Ju;Sah, Maheshwar;Lin, Haiping;Kim, Hyong-Suk
    • Proceedings of the IEEK Conference
    • /
    • 2009.05a
    • /
    • pp.175-177
    • /
    • 2009
  • 통신이나 저장 매체에서 에러 정정을 위해 사용하는 비터비 디코더를 1에 해당하는 회로와 0에 해당하는 회로로 나누어 구성하고 각 출력 값의 크기를 비교함으로써 디코딩을 수행하는 구조를 연구하였다. 특히, 디코딩회로를 하드웨어 구현 시의 mismatching에 대비하기 위해, 경로에러를 증폭하여 두 회로 출력 값 사이의 마진을 크게 하는 방법을 제안하였다. 제안한 구조에 대한 시뮬레이션 결과 노이즈가 매우 심한 경우에도 높은 에러 정정 성능을 보였다.

  • PDF

Convergence Analysis of Noise Robust Modified AP(affine projection) Algorithm

  • Kim, Hyun-Tae;Park, Jang-Sik
    • Journal of information and communication convergence engineering
    • /
    • v.8 no.1
    • /
    • pp.23-28
    • /
    • 2010
  • According to increasing projection order, the AP algorithm bas noise amplification problem in large background noise. This phenomenon degrades the performances of the AP algorithm. In this paper, we analyze convergence characteristic of the AP algorithm and then suggest a noise robust modified AP algorithm for reducing this problem. The proposed algorithm normalizes the update equation to reduce noise amplification of AP algorithm, by adding the multiplication of error power and projection order to auto-covariance matrix of input signal. By computer simulation, we show the improved performance than conventional AP algorithm.

Input Error Amplification for the Ease of Mismatching Problem in the Analog PRML Decoder Implementation (아날로그 PRML 디코딩 회로 구현 시의 미스 매칭 문제 완화를 위한 입력 심볼 에러 값 증폭)

  • Yang, Chang-Ju;Sah, Maheswar;Kim, Hyong-Suk
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.46 no.8
    • /
    • pp.86-94
    • /
    • 2009
  • An idea to improve the performance of error correction with the amplification of input symbol errors is proposed to ease the mismatching problem which occurs in the hardware implementation of the differential analog PRML decoder. The differential analog PRML decoder is the decoder with two blocks of trellis diagram one of which is without branches of "0" and the other one is without the branches of "1". Decoding is performed by comparing the outputs of two blocks. The decoding error is likely to occur when the difference of two outputs is very small and the hardware implementation is not precise due to mismatching. The proposed idea is to increase the discrimination margin for the output "0" and "1" by amplifying the symbol error while the larger path metrics are saturated. To show the performance improvement of decoding with the proposed idea, simulation results are included

Development of the Precision Positioning Mechanism by Nano Displacement Magnification Device (나노 변위확대기구의 정밀위치결정기구에 관한 연구)

  • Park, Chang-Yong;Kweon, Hyun-Kyu;Zhao, Zhijun
    • Journal of the Korean Society of Manufacturing Process Engineers
    • /
    • v.12 no.1
    • /
    • pp.97-103
    • /
    • 2013
  • A new precision positioning mechanism for stage was been developed by Displacement Magnification Device(DMD) in this paper. The DMD was composed of the beam and multilayer piezoelectric actuators. The theoretical and experimental analysis of DMD to enlarge displacement more then 50times were discussed. And the 2-axis stage by using displacement amplification apparatus was added in the new DMD, and it was able to do it through finite element analysis and experiment. As the results, the magnification of DMD can be obtained about $100{mu}m$ displacement to the 10V input voltage($1.5{mu}m$). And the about 50nm of linearity error in the $30{mu}m$ measurement range and 20times of the amplification in displacement can be measured. In addition, the experimental results are confirmed the possibility of millimeter displacement characteristics and correspond to finite element analysis results.

Design of a Nonlinear Observer for Mechanical Systems with Unknown Inputs (미지 입력을 가진 기계 시스템을 위한 비선형 관측기 설계)

  • Song, Bongsob;Lee, Jimin
    • Journal of Institute of Control, Robotics and Systems
    • /
    • v.22 no.6
    • /
    • pp.411-416
    • /
    • 2016
  • This paper presents the design methodology of an unknown input observer for Lipschitz nonlinear systems with unknown inputs in the framework of convex optimization. We use an unknown input observer (UIO) to consider both nonlinearity and disturbance. By deriving a sufficient condition for exponential stability in the linear matrix inequality (LMI) form, existence of a stabilizing observer gain matrix of UIO will be assured by checking whether the quadratic stability margin of the error dynamics is greater than the Lipschitz constant or not. If quadratic stability margin is less than a Lipschitz constant, the coordinate transformation may be used to reduce the Lipschitz constant in the new coordinates. Furthermore, to reduce the maximum singular value of the observer gain matrix elements, an object function to minimize it will be optimally designed by modifying its magnitude so that amplification of sensor measurement noise is minimized via multi-objective optimization algorithm. The performance of UIO is compared to a nonlinear observer (Luenberger-like) with an application to a flexible joint robot system considering a change of load and disturbance. Finally, it is validated via simulations that the estimated angular position and velocity provide true values even in the presence of unknown inputs.

Low complexity ordered successive interference cancelation detection algorithm for uplink MIMO SC-FDMA system

  • Nalamani G. Praveena;Kandasamy Selvaraj;David Judson;Mahalingam Anandaraj
    • ETRI Journal
    • /
    • v.45 no.5
    • /
    • pp.899-909
    • /
    • 2023
  • In mobile communication, the most exploratory technology of fifth generation is massive multiple input multiple output (MIMO). The minimum mean square error and zero forcing based linear detectors are used in multiuser detection for MIMO single-carrier frequency division multiple access (SCFDMA). When the received signal is detected and regularization sequence is joined in the equalization of spectral null amplification, these schemes experience an error performance and the signal detection assesses an inversion of a matrix computation that grows into complexity. Ordered successive interference cancelation (OSIC) detection is considered for MIMO SC-FDMA, which uses a posteriori information to eradicate these problems in a realistic environment. To cancel the interference, sorting is preferred based on signal-to-noise ratio and log-likelihood ratio. The distinctiveness of the methodology is to predict the symbol with the lowest error probability. The proposed work is compared with the existing methods, and simulation results prove that the defined algorithm outperforms conventional detection methods and accomplishes better performance with lower complication.

Implantation of DC Optical Current Sensor Based on Faraday Effect for HVDC (페러데이 효과를 이용한 특고압 직류전송용 광전류 센서 구현)

  • Kim, Kwang Taek;Chung, Dae Won;Kim, Young Soo
    • Journal of Sensor Science and Technology
    • /
    • v.28 no.3
    • /
    • pp.187-190
    • /
    • 2019
  • We proposed and demonstrated DC(direct current) optical current sensor based on Faraday effect for HVDC(high voltage direct current). The RIG((Bi1.3Gd0.43Y1.27)Fe5O12) was adopted as Faraday device because of its high Verdet constant and good thermal stability. The differential amplification scheme for signal processing was present. The sensor showed high linear response for the input current. Measurement range of the sensor was 0~200A and measurement error was less than 1%.

A Design of Wide-Bandwidth LDO Regulator with High Robustness ESD Protection Circuit

  • Cho, Han-Hee;Koo, Yong-Seo
    • Journal of Power Electronics
    • /
    • v.15 no.6
    • /
    • pp.1673-1681
    • /
    • 2015
  • A low dropout (LDO) regulator with a wide-bandwidth is proposed in this paper. The regulator features a Human Body Model (HBM) 8kV-class high robustness ElectroStatic Discharge (ESD) protection circuit, and two error amplifiers (one with low gain and wide bandwidth, and the other with high gain and narrow bandwidth). The dual error amplifiers are located within the feedback loop of the LDO regulator, and they selectively amplify the signal according to its ripples. The proposed LDO regulator is more efficient in its regulation process because of its selective amplification according to frequency and bandwidth. Furthermore, the proposed regulator has the same gain as a conventional LDO at 62 dB with a 130 kHz-wide bandwidth, which is approximately 3.5 times that of a conventional LDO. The proposed device presents a fast response with improved load and line regulation characteristics. In addition, to prevent an increase in the area of the circuit, a body-driven fabrication technique was used for the error amplifier and the pass transistor. The proposed LDO regulator has an input voltage range of 2.5 V to 4.5 V, and it provides a load current of 100 mA in an output voltage range of 1.2 V to 4.1 V. In addition, to prevent damage in the Integrated Circuit (IC) as a result of static electricity, the reliability of IC was improved by embedding a self-produced 8 kV-class (Chip level) ESD protection circuit of a P-substrate-Triggered Silicon Controlled Rectifier (PTSCR) type with high robustness characteristics.

Estimation Error of Areal Average Rainfall and Its Effect on Runoff Computation (면적평균강우의 추정오차와 유출계산에 미치는 영향)

  • Yu, Cheol-Sang;Kim, Sang-Dan;Yun, Yong-Nam
    • Journal of Korea Water Resources Association
    • /
    • v.35 no.3
    • /
    • pp.307-319
    • /
    • 2002
  • This study used the WGR model to generate the rainfall input and the modified Clark method to estimate the runoff with the aim of investigating how the errors from the areal average rainfall propagates to runoff estimates. This was done for several cases of raingauge density and also by considering several storm directions. Summarizing the study results are as follows. (1) Rainfall and runoff errors decrease exponentially as the raingauge density increases. However, the error stagnates after a threshold density of raingauges. (2) Rainfall errors more affect to runoff estimates when the density of raingauges is relatively low. Generally, the ratio between estimation errors of rainfall and runoff volumes was found much less than one, which indicates that there is a smoothing effect of the basin. However, the ratio between estimation errors of rainfall to peak flow becomes greater than one to indicate the amplification of rainfall effect to peak flow. (3) For the study basin in this studs no significant effect of storm direction could be found. However, the runoff error becomes higher when the storm and drainage directions are identical. Also, the error was found higher for the peak flow than for the overall runoff hydrograph.

A Signal Readout System for CNT Sensor Arrays (CNT 센서 어레이를 위한 신호 검출 시스템)

  • Shin, Young-San;Wee, Jae-Kyung;Song, In-Chae
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.48 no.9
    • /
    • pp.31-39
    • /
    • 2011
  • In this paper, we propose a signal readout system with small area and low power consumption for CNT sensor arrays. The proposed system consists of signal readout circuitry, a digital controller, and UART I/O. The key components of the signal readout circuitry are 64 transimpedance amplifiers (TIA) and SAR-ADC with 11-bit resolution. The TIA adopts an active input current mirror (AICM) for voltage biasing and current amplification of a sensor. The proposed architecture can reduce area and power without sampling rate degradation because the 64 TIAs share a variable gain amplifier (VGA) which needs large area and high power due to resistive feedback. In addition, the SAR-ADC is designed for low power with modified algorithm where the operation of the lower bits can be skipped according to an input voltage level. The operation of ADC is controlled by a digital controller based on UART protocol. The data of ADC can be monitored on a computer terminal. The signal readout circuitry was designed with 0.13${\mu}m$ CMOS technology. It occupies the area of 0.173 $mm^2$ and consumes 77.06${\mu}W$ at the conversion rate of 640 samples/s. According to measurement, the linearity error is under 5.3% in the input sensing current range of 10nA - 10${\mu}A$. The UART I/O and the digital controller were designed with 0.18${\mu}m$ CMOS technology and their area is 0.251 $mm^2$.