Browse > Article

Input Error Amplification for the Ease of Mismatching Problem in the Analog PRML Decoder Implementation  

Yang, Chang-Ju (Electronics and Information Department, Chonbuk National University)
Sah, Maheswar (Electronics and Information Department, Chonbuk National University)
Kim, Hyong-Suk (Electronics and Information Department, Chonbuk National University)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SD / v.46, no.8, 2009 , pp. 86-94 More about this Journal
Abstract
An idea to improve the performance of error correction with the amplification of input symbol errors is proposed to ease the mismatching problem which occurs in the hardware implementation of the differential analog PRML decoder. The differential analog PRML decoder is the decoder with two blocks of trellis diagram one of which is without branches of "0" and the other one is without the branches of "1". Decoding is performed by comparing the outputs of two blocks. The decoding error is likely to occur when the difference of two outputs is very small and the hardware implementation is not precise due to mismatching. The proposed idea is to increase the discrimination margin for the output "0" and "1" by amplifying the symbol error while the larger path metrics are saturated. To show the performance improvement of decoding with the proposed idea, simulation results are included
Keywords
Trellis diagram; AWGN; Mismatching;
Citations & Related Records
연도 인용수 순위
  • Reference
1 F. Dolivo, 'Signal processing for high-density magnetic recording,' Proc. of VLSI and computer peripherals, pp.1.91-1.96,1989   DOI
2 H. Kobayashi and D. T. Tang, 'Application of partial response channel coding to magnetic recording system,' IBM journal of research and development. pp.368-375,1970   DOI
3 A.J. Viterbi, 'Error bounds for convolution codes and asymptotically optimum decoding algoritham' IEEETrans.Oninformationtheory,vol.13,pp.260-269.1967   DOI   ScienceOn
4 Kai He and Gert Cauwenberghs, 'Integrated 64-state parallel analog Viterbi decoder,' Proceedings of ISCAS 2000, Geneva, Swiss, vol. IV, pp. 761-764   DOI
5 Jens Sparso, Henrik N., Jorgenson,'An Area-Efficient Topology for VLSI Implementation of Viterbi Decoders and Other Shuffle-Exchange Type Structures,' IEEE Jr. Solid-State Circuit, vol. SC-26. no. 2, pp. 90-96, Feb. 1991   DOI   ScienceOn
6 M. H. Shakiba, D. A. johns, and K. W. Martin, 'Bicmos circuits for analog viterbi decoders,' IEEE trans. on circuits and system-II, Analog and Digital Signal processin, pp.1527-1537, vol.45, no.12, Dec.1998   DOI   ScienceOn
7 Jane Maunu, Mika laiho and Ari paassio, 'A differential architecture for an online analog viterbi decoder, IEEE Trans. on circuit and system-I,regular paper, vol.55, no.4, pp.1133-1140, May2008   DOI   ScienceOn
8 R.D. Ciderciyan, F. Dolvio, R. Hermann, W. Schoot, 'A PRML system for digital magnetic recording,' IEEE Trans. On selected area communication, vol.10, no.1,pp.38-56,1992   DOI   ScienceOn
9 P. G. Gulakand E. Shwedyk. 'VLSI structures for viterbi receivers: Part I - general theory and applications,' IEEE J. on Selected areas in comm., vol. 4, pp. 142-154, Jan. 1986   DOI
10 G. D. Forney, JR. 'The viterbi algorithm,' Proc. of the IEEE, vol.61, no.3, March.1973   DOI   ScienceOn
11 P. R. Kinget, 'Device mismatch and tradeoffs in the design of analog circuits,' IEEE J. Solid-State Circuits, vol.40, no.6, pp.1212-1224, Jun.2005   DOI   ScienceOn
12 Sun-How Jiang and Feng-Hsiang Lo, 'PRML process of multilevel run length-limited modulation recording on optical disk,' IEEE Trans. On magnetism, vol.41, no.2, pp.1070-1072, Feb.2005   DOI   ScienceOn
13 Hyongsuk Kim, Hongrak Son, Tamas Roska and Leon O. Chua, 'High performance viterbi decoder with circularly connected 2-D CNN unilateral cell array,' IEEE Trans. on circuit and system-I, vol.52, no.10, pp.2208-2218, Oct.2005   DOI   ScienceOn
14 M. Moerz, A. Schaefer, 'Analog decoders for high rate convolutional codes,' IWT 2001, Australia, pp. 128-130   DOI
15 Hyunjung Kim, Hongrak Son, Jeonwon lee, In-cheol Kim and Hyongsuk Kim, 'Analog viterbi decoder for PRML using analog parallel processing circuits of the CNN,' 10th International workshop on Cellular neural networks and their application, Istanbul, Turkey, Aug.2006   DOI