• Title/Summary/Keyword: Gbps data transfer

Search Result 22, Processing Time 0.027 seconds

Performance Enhancement Method Through Science DMZ Data Transfer Node Tuning Parameters (Science DMZ 데이터 전송 노드 튜닝 요소를 통한 성능 향상 방안)

  • Park, Jong Seon;Park, Jin Hyung;Kim, Seung Hae;Noh, Min Ki
    • KIPS Transactions on Computer and Communication Systems
    • /
    • v.7 no.2
    • /
    • pp.33-40
    • /
    • 2018
  • In an environment with a large network bandwidth, maximizing bandwidth utilization is an important issue to increase transmission efficiency. End-to-end transfer efficiency is significantly influenced by factors such as network, data transfer nodes, and intranet network security policies. Science DMZ is an innovative network architecture that maximizes transfer performance through optimal solution of these complex components. Among these, the data transfer node is a key factor that greatly affects the transfer performance depending on storage, network interface, operating system, and transfer application tool. However, tuning parameters constituting a data transfer node must be performed to provide high transfer efficiency. In this paper, we propose a method to enhance performance through tuning parameters of 100Gbps data transfer node. With experiment result, we confirmed that the transmission efficiency can be improved greatly in 100Gbps network environment through the tuning of Jumbo frame and CPU governor. The network performance test through Iperf showed improvement of 300% compared to the default state and NVMe SSD showed 140% performance improvement compared to hard disk.

Characteristic Measurement for Ready-Deployed Optical Cable and Simulation for SDH and WDM System Existing Conditions (기포설된 광케이블 특성측정과 이 선로조건에 대한 SDH 및 DWDM 광전송장치 전송특성측정과 시뮬레이션)

  • 이성원;김영범
    • Journal of Applied Reliability
    • /
    • v.1 no.2
    • /
    • pp.121-138
    • /
    • 2001
  • Due to large demand for high speed and great capacity for data transfer, WDM, which uses the wavelength division multiplexing technique, is known as alternative way to satisfy those demand for its flexible network operation and management, easy network expansion with existing networks, and enhancement of efficient data transfer rate. For these reasons, a new high capacity WDM optical communication network plan was established. Therefore, the quality of currently deployed optical cables with 81.6 km in length should be assessed to ensure if high capacity WDM system could be implemented on existing optical cables. Two important characteristic parameters, Transfer Loss and PMD (Polarization Mode Dispersion), were measured to evaluate quality of existing optical cable. Transfer Loss was measured at 0.244 dB per kilometer, which is lower than the design standard value at 0.275 dB/km. The measured PMD value gave at 0.030ps/km, and it, therefore, satisfies the value recommended by ITU-T (International Telecommunication Union-T) of 0.5ps/km. In addition, the transfer characteristic for existing 2.5 Gbps and 10 Gbps system were measured and evaluated, and the results showed that error-free transfer is very much feasible. Computer simulation for DWDM system, which is likely be a future backbone network in Korea, to assess the transfer characteristic using the same condition employed for 2.5 Gbps and 10 Gbps was carried out as well. The simulation verified that a stable network operation and reliable service could be provided.

  • PDF

Design of 1.5MHz Serial ATA Physical Layer (1.5MHz직렬 ATA 물리층 회로 설계)

  • 박상봉;신영호
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.41 no.2
    • /
    • pp.39-45
    • /
    • 2004
  • This paper describes the design and implementation of Serial ATA physical layer and performance measurement. It is composed of tranceiver circuit that has the NRZ data stream with +/-250㎷ voltage level and 1.5Gbps data rate, transmission PLL circuit, clock & data recovery circuit, serializer/deserializer circuit and OOB(Out Of Band) generation/detection circuit. We implement the verification of the silicon chip with 0.18${\mu}{\textrm}{m}$ Standard CMOS process. It can be seen that all of the blocks operate with no errors but the data transfer rate is limited to the 1.28Gbps even this should support 1.5Gbps data transfer rate.

The Status of Configuration on the e-VLBI Network for the Transfer of Mass VLBI Data (대용량 VLBI 데이터 전송을 위한 e-VLBI 네트워크 구축 현황)

  • Song, Min-Gyu;Kim, Hyun-Goo;Byun, Do-Young;Roh, Duk-Gyoo;Oh, Se-Jin
    • Proceedings of the KIEE Conference
    • /
    • 2005.10b
    • /
    • pp.560-562
    • /
    • 2005
  • The electronic transmission of VLBI data(dubbed e-VLBI) presents a special challenge to the use of high-speed global network. with long-term requirements for simultaneous or near-simultaneous Gbps data streams from antennas worldwide converging in a single processing center, e-VLBI is both a useful and highly synergetic application for global high-speed networksAs broband access to high speed research and education networks has become increasingly available to radio telescopes around the world the use of e-VLBI has also increased. High bandwidth e-VLBI experiments have been achieved across wide areas e-VLBI has also been used for the transfer of data from "production"exoeriments

  • PDF

Voltage-Mode 1.5 Gbps Interface Circuits for Chip-to-Chip Communication

  • Lee, Kwang-Jin;Kim, Tae-Hyoung;Cho, Uk-Rae;Byun, Hyun-Geun;Kim, Su-Ki
    • ETRI Journal
    • /
    • v.27 no.1
    • /
    • pp.81-88
    • /
    • 2005
  • In this paper, interface circuits that are suitable for point-to-point interconnection with an over 1 Gbps data rate per pin are proposed. To achieve a successful data transfer rate of multi-gigabits per-second between two chips with a point-to-point interconnection, the input receiver uses an on-chip parallel terminator of the pass gate style, while the output driver uses the pullup and pulldown transistors of the diode-connected style. In addition, the novel dynamic voltage level converter (DVLC) has solved such problems as the access time increase and valid data window reduction. These schemes were adopted on a 64 Mb DDR SRAM with a 1.5 Gbps data rate per pin and fabricated using a 0.10 ${\mu}m$ dual gate oxide CMOS technology.

  • PDF

10 Gbps Optical Signal Transmission via Long-Range Surface Plasmon Polariton Waveguide

  • Ju, Jung-Jin;Kim, Min-Su;Park, Sun-Tak;Kim, Jin-Tae;Park, Seung-Koo;Lee, Myung-Hyun
    • ETRI Journal
    • /
    • v.29 no.6
    • /
    • pp.808-810
    • /
    • 2007
  • We demonstrate 10 Gbps optical signal transmission via long-range surface plasmon polaritons (LR-SPPs) in a very thin metal strip-guided geometry. The LR-SPP waveguide was fabricated as a 14 nm thick, 2.5 ${\mu}m$ wide, and 4 cm long gold strip embedded in a polymer and pigtailed with single-mode fibers. The total insertion loss of 16 dB was achieved at a wavelength of 1.55 ${\mu}m$ as a carrier wave. In a 10 Gbps optical signal transmission experiment, the LR-SPP waveguide exhibits an excellent eye opening and a 2.2 dB power penalty at $10^{-12}$ bit error rate. We confirm, for the first time, that LR-SPPs can efficiently transfer data signals as well as the carrier light.

  • PDF

Reframing Design of the 10Gbps Optical Transmission System (10Gbps 광전송 장치의 리프레이밍을 위한 회로구현)

  • Kim, Sang-Kon;Eu, Jai-Hong
    • Journal of the Korean Institute of Telematics and Electronics S
    • /
    • v.36S no.11
    • /
    • pp.9-14
    • /
    • 1999
  • In this paper, a method of one line transmission of 622Mbps to interface a low speed part with a high speed part is introduced instead of H-BUS method of the 10 line transmission of 77.76Mbps in the 10Gbps optical transmission system. For this method, a reframing method to align the received data of 622Mbps transmission to STM(Synchronous Transfer Mode)-64 frame of SDH(Synchronous Digital Hierarchy) is described. Reframing is designed with VHDL and applied in the 10G-S4 ASIC of T14U board of 10Gbps optical transmission system.

  • PDF

Implementation of 1.5Gbps Serial ATA (1.5Gbps 직렬 에이티에이 전송 칩 구현)

  • 박상봉;허정화;신영호;홍성혁;박노경
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.41 no.7
    • /
    • pp.63-70
    • /
    • 2004
  • This paper describes the link layer and physical layer of the Serial ATA which is the next generation for parallel ATA specification that defines data transfer between PC and peripheral storage devices. The link layer consists of CRC generation/error detection, 8b/10b decoding/encoding, primitive generation/detection block. For the physical layer, it includes CDR(Cock Data Recovery), transmission PLL, serializer/de-serializer. It also includes generation and receipt of OOB(Out-Of-Band) signal, impedance calibration, squelch circuit and comma detection/generation. Additionally, this chip includes TCB(Test Control Block) and BIST(Built-In Selt Test) block to ease debugging and verification. It is fabricated with 0.18${\mu}{\textrm}{m}$ standard CMOS cell library. All the function of the link layer operate properly. For the physical layer, all the blocks operate properly but the data transfer is limited to the 1.28Gbps. This is doe to the affection or parasitic elements and is verified with SPICE simulation.

Development of UDP based Massive VLBI Data Transfer Program (UDP 기반의 대용량 VLBI 데이터 전송 프로그램 개발)

  • Song, Min-Gyu;Kim, Hyun-Goo;Sohn, Bong-Won;Wi, Seog-Oh;Kang, Yong-Woo;Yeom, Jae-Hwan;Byun, Do-Young;Han, Seog-Tae
    • Journal of Korea Society of Industrial Information Systems
    • /
    • v.15 no.5
    • /
    • pp.37-51
    • /
    • 2010
  • In this paper, we discuss the program implementation and system optimization for the effective transfer of huge amount of data. In VLBI which is observing the celestial bodies by using radio telescope hundreds thousands km apart, it is necessary for each VLBI observatory to transfer up to terabytes of observed data. For this reason, e-VLBI research based on advanced network is being actively carried out for the transfer of data efficiently. Following this trend, in this paper, we discuss design & implementation of system for the high speed Gbps data transfer rates. As a data transfer protocol, we use UDP for designing data transmission program with much higher speeds than currently available via VTP(VLBI Transport Protocol). Tsunami-UDP algorithms is applied to implementing data transfer program so that transmission performance could be maximize, also we make it possible to transfer observed data more fast and reliable through optimization of computer systems in each VLBI statopm.

A Study on Comparison of Massive Data Recording Equipments for VLBI Radio Observation Data (VLBI 전파 관측데이터를 위한 대용량 기록장치 비교에 관한 연구)

  • Oh, Se-Jin;Yeom, Jae-Hwan;Roh, Duk-Gyoo;Jung, Dong-Kyu;Hwang, Ju-Yeon;Oh, Chungsik;Kim, Hyo-Ryoung
    • Journal of the Institute of Convergence Signal Processing
    • /
    • v.19 no.3
    • /
    • pp.125-132
    • /
    • 2018
  • KVN(Korean VLBI Network) introduced the Mark6 system of the MIT haystack observatory as a recorder for data recording up to 32 Gbps for VLBI(Very Long Baseline Interferometry) observation. The Mark6 recorder can record data at up to 32Gbps when two systems and 64 HDDs are installed. However, because of the unique recording method that is characteristic of Mark6, we are introducing a large amount of data into a virtual file system, or using a general RAID method, which causes data loss when reading and transferring files at the highest recording speed or file system have. The Flexbuff system, a software recorder developed by JIVE(Joint Institute for VLBI ERIC), can be configured to operate as a data recorder through RAID configuration and network upgrades. In particular, when installed in the Mark6 system, it can record VLBI data at a maximum speed of 32 Gbps with less loss of data compared to the existing Mark6 by utilizing Mark6 resources well. In this paper, we propose that the existing Mark6 system can be operated as Mark6-Flexbuff by installing jive5ab software, and it is verified through experiment that it can be effectively used for VLBI observation operation through data recording test.