• Korean Journal of Materials Research
• /
• v.11 no.4
• /
• pp.329-334
• /
• 2001

Microstructures of barrier-type oxide layers on aluminum was studied by XRD, TEM and RBS. Fer formation of oxide layer. aluminum was anodized in a boric acid solution. The thickness of the oxide film subjected to applied voltage increased linearly at ratio of 1.54nm/V. For oxide layer anodized at 300V, amorphous structure of oxide layer was not transformed after heat treatment at 50$0^{\circ}C$ , while for oxide layers anodized at higher voltages the amorphous structure crystallized into a ${\gamma}$-alumina without any heat treatment. It was also found that the amorphous structure of oxide layer formed at 100V transformed into crystalline structure by electron irradiation. The structure was identified as ${\gamma}$-alumina.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.13 no.6
• /
• pp.420-429
• /
• 2008

This paper describes design procedure and control strategy of HDC(High side DC/DC Converter) and MCU(Motor Control Unit) for diesel hybrid electric vehicle. In designing HDC and MCU for HEV high power density and reliability is strongly needed to meet the demand of automotive industry. In order to achieve the high performance of a controller, MPC5554 based control board is developed. An optimized film capacitor and inductor are also developed for high efficiency driving. Skim 63 IGBT module of SEMIKRON for automotive is used for power switching device. The most efficient cooling model for optimal size and reliability were verified by simulation. These procedures are verified by bench or driving test and the results are present in this paper.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2012.02a
• /
• pp.161-161
• /
• 2012

질화티타늄(Titanium Nitride, TiN)은 화학적 안정성이 우수하고, N/Ti 원소 비율에 따라 열전도성 및 전기전도성이 변화하는 특성을 가지고 있어서 Metal Insulator Silicon (MIS) 나 Metal Insulator Metal (MIM) capacitor의 metal electrode 물질로 적용되고 있다. $TiCl_4$와 $NH_3$ gas를 이용하여 $500^{\circ}C$ 이상의 고온 조건에서 Chemical Vapor Deposition (CVD) 법으로 TiN 박막을 증착하는 방식이 가장 널리 사용되고 있으나, TiN 박막 내의 Chlorine (Cl) 원소가 SiO2 두께와 누설전류 밀도를 증가시키는 요인으로 작용하므로 Cl의 거동 및 함량 제어를 통한 전기적인 특성의 향상 평가가 요구되고 있다[1-3]. 본 실험에서는 $SiO_2$ 위에 TiN을 적층 한 구조에서 magnetic sector type의 Secondary Ion Mass Spectrometry (SIMS)를 이용하여 Cl 원소의 검출도 개선 방법을 연구하였다. 일반적인 $Cs^+$ 이온을 이용하여 $Cl^-$ 이온을 검출할 경우에는 TiN 하부에 $SiO_2$가 존재함에 따른 charging effect와 mass interference가 발생되는 문제점이 관찰되었다. 이를 개선하기 위해 Cl과 Cs 원소가 결합된 $ClCs^+$ cluster ion을 검출하는 방법을 시도하였으나, Cl- 이온 검출 방식에 비해 오히려 낮은 검출도를 나타내었으나 Cl 원소가 속하는 halogen 족 원소의 높은 전자 친화도 특성을 이용한 $ClCs_2^+$ cluster ion을 검출하는 방법[4]을 적용한 경우에는 $ClCs^+$ 방식에 비해 검출도가 3order 개선되는 결과를 확보하였으며, 이 결과를 토대로 Cl dose ($atoms/cm^2$) 와 Rs (ohm/sq) 간의 상관 관계에 대해 고찰하고자 한다.

• Journal of the Korean Ceramic Society
• /
• v.41 no.1
• /
• pp.13-18
• /
• 2004

$La_{0.5}Sr_{0.5}CoO_3$ (LSCO) electrodes were prepared on ferroelectric $Sr_{0.9}Bi_{2.1}Ta_2O_9$(SBT) thin films by spin coating method using photosensitive sol-gel solution. Self-patterning technique of photosensitive sol-gel solution has advantages such as simple manufacturing process compared to photoresist/dry etching process. Lanthanum(III) 2-methoxyethoxide, Stronitium diethoxide. Cobalu(II)2-methoxyethoxide were used as starting materials for LSCO electrode. UV irradiation on LSCO thin films lead to decrease solubility by M-O-M bond formation and the solubility difference allows us to obtain self-patternine. There was little composition change of the LSCO thin films between before leaching and after leaching in 2-methoxyethanol. The lowest resistivity of LSCO thin films deposited on $SiO_2$/Si substrate was $1.1{\times}10^{-2}{\Omega}cm$ when the thin film was ennealed at $740^{\circ}C$. The values of Pr/Ps and 2Pr of LSCO/SBT/Pt capacitor on the applied voltage of 5V were 0.51, 8.89 ${\mu}C/cm^2$, respectively.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.19 no.9
• /
• pp.808-812
• /
• 2006

In this dissertation, Ru-Zr metal gate electrode deposited on two kinds of dielectric were formed for MOS capacitor. Sample co-sputtering method was used as a alloy deposition method. Various atomic composition was achieved when metal film was deposited by controlling sputtering power. To study the characteristics of metal gate electrode, C-V(capacitance-voltage) and I-V(current-voltage) measurements were performed. Work function and equivalent oxide thickness were extracted from C-V curves by using NCSU(North Carolina State University) quantum model. After the annealing at various temperature, thermal/chemical stability was verified by measuring the variation of effective oxide thickness and work function. This dissertation verified that Ru-Zr gate electrodes deposited on $SiO_{2}\;and\;ZrO_{2}$ have compatible work functions for NMOS at the specified atomic composition and this metal alloys are thermally stable. Ru-Zr metal gate electrode deposited on $SiO_{2}\;and\;ZrO_{2}$ exhibit low sheet resistance and this values were varied with temperature. Metal alloy deposited on two kinds of dielectric proposed in this dissertation will be used in company with high-k dielectric replacing polysilicon and will lead improvement of CMOS properties.

• Transactions on Electrical and Electronic Materials
• /
• v.5 no.5
• /
• pp.169-172
• /
• 2004

Deep sub-micron device required to get the superior ultra thin gate oxide characteristics. In this research, I will recommend a novel shallow trench isolation structure(STI) for thin gate oxide and a $N_2$O gate oxide 30 $\AA$ by NO ambient process. The local oxidation of silicon(LOCOS) isolation has been replaced by the shallow trench isolation which has less encroachment into the active device area. Also for $N_2$O gate oxide 30 $\AA$, ultra thin gate oxide 30 $\AA$ was formed by using the $N_2$O gate oxide formation method on STI structure and LOCOS structure. For the metal electrode and junction, TiSi$_2$ process was performed by RTP annealing at 850 $^{\circ}C$ for 29 sec. In the viewpoints of the physical characteristics of MOS capacitor, STI structure was confirmed by SEM. STI structure was expected to minimize the oxide loss at the channel edge. Also, STI structure is considered to decrease the threshold voltage, result in a lower Ti/TiN resistance( Ω /cont.) and higher capacitance-gate voltage(C- V) that made the STI structure more effective. In terms of the TDDB(sec) characteristics, the STI structure showed the stable value of 25 % ～ 90 % more than 55 sec. In brief, analysis of the ultra thin gate oxide 30 $\AA$ proved that STI isolation structure and salicidation process presented in this study. I could achieve improved electrical characteristics and reliability for deep submicron devices with 30 $\AA$ $N_2$O gate oxide.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2008.06a
• /
• pp.117-117
• /
• 2008

In MIM capacitor, poly-Si bottom electrode is replaced with metal bottom electrode. Noble metals can be used as bottom electrodes of capacitors because they have high work function and remain conductive in highly oxidizing conditions. In addition, they are chemically very stable. Among novel metals, Ru (ruthenium) has been suggested as an alternative bottom electrode due to its excellent electrical performance, including a low leakage of current and compatibility to high dielectric constant materials. Chemical mechanical planarization (CMP) process has been suggested to planarize and isolate the bottom electrode. Even though there is a great need for development of Ru CMP slurry, few studies have been carried out due to noble properties of Ru against chemicals. In the organic chemistry literature, periodate ion ($IO_4^-$) is a well-known oxidant. It has been reported that sodium periodate ($NaIO_4$) can form $RuO_4$ from hydrated ruthenic oxide ($RuO_2{\cdot}nH_2O$). $NaIO_4$ exist as various species in an aqueous solution as a function of pH. Also, the removal mechanism of Ru depends on solution of pH. In this research, the static etch rate, passivation film thickness and wettability were measured as a function of slurry pH. The electrochemical analysis was investigated as a function of pH. To evaluate the effect of pH on polishing behavior, removal rate was investigated as a function of pH by using patterned and unpatterned wafers.

• Journal of the Korean Ceramic Society
• /
• v.43 no.11 s.294
• /
• pp.688-692
• /
• 2006

Ferroelectric lanthanides-substituted $Bi_4Ti_3O_{12}$ $(Bi_{4-x}Ln_xTi_3O_{12}, BLnT)$ thin films approximately 200 nm in thickness were deposited by metal organic chemical vapor deposition onto Pt(111)/Ti/SiO$_2$/Si(100) substrates. Many researchers reported that the lanthanides substitution for Bi in the pseudo-perovskite layer caused the distortion of TiO$_6$ octahedron in the a-b plane accompanied with a shift of the octahedron along the a-axis. In this study, the effect of lanthanides (Ln=Pr, Eu, Gd, Dy)-substitution and crystallization temperature on their ferroelectric properties of bismuth titanate $(Bi_4Ti_3O_{12}, BIT)$ thin films were investigated. As BLnT thin films were substituted to lanthanide elements (Pr, Eu, Gd, Dy) with a smaller ionic radius, the remnant polarization (2P$_r$) values had a tendency to increase and made an exception of the Eu-substituted case because $Bi_{4-x}Eu_xTi_3O_{12}$ (BET) thin films had the smaller grain sizes than the others. In this study, we confirmed that better ferroelectric properties can be expected for films composed of larger grains in bismuth layered peroskite materials. The crystallinity of the thin films was improved and the average grain size increased as the crystallization temperature,increased from 600 to 720$^{\circ}C$. Moreover, the BLnT thin film capacitor is characterized by well-saturated polarization-electric field (P-E) curves with an increase in annealing temperature. The BLnT thin films exhibited no significant degradation of switching charge for at least up to $1.0\times10^{11}$ switching cycles at a frequency of 1 MHz. From these results, we can suggest that the BLnT thin films are the suitable dielectric materials for ferroelectric random access memory applications.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2010.08a
• /
• pp.255-255
• /
• 2010

Recently, nonvolatile memories (NVM) of various types have been researched to improve the electrical performance such as program/erase voltages, speed and retention times. Also, the charge trap memory is a strong candidate to realize the ultra dense 20-nm scale NVM. Furthermore, the high charge efficiency and the thermal stability of SiC nanocrystals NVM with single $SiO_2$ tunnel barrier have been reported. [1-2] In this study, the SiC charge trap NVM was fabricated and electrical properties were characterized. The 100-nm thick Poly-Si layer was deposited to confined source/drain region by using low-pressure chemical vapor deposition (LP-CVD). After etching and lithography process for fabricate the gate region, the $Si_3N_4/SiO_2/Si_3N_4$ (NON) and $SiO_2/Si_3N_4/SiO_2$ (ONO) barrier engineered tunnel layer were deposited by using LP-CVD. The equivalent oxide thickness of NON and ONO tunnel layer are 5.2 nm and 5.6 nm, respectively. By using ultra-high vacuum magnetron sputtering with base pressure 3x10-10 Torr, the 2-nm SiC and 20-nm $SiO_2$ were successively deposited on ONO and NON tunnel layers. Finally, after deposited 200-nm thick Al layer, the source, drain and gate areas were defined by using reactive-ion etching and photolithography. The lengths of squire gate are $2\;{\mu}m$, $5\;{\mu}m$ and $10\;{\mu}m$. The electrical properties of devices were measured by using a HP 4156A precision semiconductor parameter analyzer, E4980A LCR capacitor meter and an Agilent 81104A pulse pattern generator system. The electrical characteristics such as the memory effect, program/erase speeds, operation voltages, and retention time of SiC charge trap memory device with barrier engineered tunnel layer will be discussed.

• Journal of the Korean Society of Manufacturing Process Engineers
• /
• v.18 no.4
• /
• pp.100-108
• /
• 2019

In this paper, a new stacked element pressure sensor has proposed for heartbeat and respiration measurement. This device can be directly attached to an individual's chest; heartbeat and respiration are detected by the pulsatile vibration and deformation of the chest. A key feature of the device is the simultaneous measurement of heart rate and respiration. The structure of the sensor consists of two stacked elements, in which one element includes one polyvinylidene fluoride (PVDF) thin film bonded on polydimethylsiloxane (PDMS) substrate. In addition, for the measurement and signal processing, the electric circuit and the filter are simply constructed with an OP-amp, resistance, and a capacitor. One element (element1, PDMS) maximizes the respiration signal; the other (element2, PVDF) is used to measure heartbeat. Element1 and element2 had sensitivity of 0.163V/N and 0.209V/N, respectively, and element2 showed improved characteristics compared with element1 in response to force. Thus, element1 and element2 were optimized for measuring respiration heart rate, respectively. Through mechanical and vivo human tests, this sensor shows the great potential to optimize the signals of heartbeat and respiration compared with commercial devices. Moreover, the proposed sensor is flexible, light weight, and low cost. All of these characteristics illustrate an effective piezoelectric pressure sensor for heartbeat and respiration measurements.