Transactions on Electrical and Electronic Materials

  • 제5권5호
  • /
  • Pages.169-172
  • /
  • 2004
  • /
  • 1229-7607(pISSN)
  • /
  • 2092-7592(eISSN)
한국전기전자재료학회 (The Korean Institute of Electrical and Electronic Material Engineers)
권호 표지
DOI QR코드

DOI QR Code

A Study on the Electrical Characteristics of Ultra Thin Gate Oxide

  • Eom, Gum-Yong (Department of Optoelectronics Engineering, Seongnam Polytechnic College)
  • 발행 : 2004.10.01
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

Deep sub-micron device required to get the superior ultra thin gate oxide characteristics. In this research, I will recommend a novel shallow trench isolation structure(STI) for thin gate oxide and a $N_2$O gate oxide 30 $\AA$ by NO ambient process. The local oxidation of silicon(LOCOS) isolation has been replaced by the shallow trench isolation which has less encroachment into the active device area. Also for $N_2$O gate oxide 30 $\AA$, ultra thin gate oxide 30 $\AA$ was formed by using the $N_2$O gate oxide formation method on STI structure and LOCOS structure. For the metal electrode and junction, TiSi$_2$ process was performed by RTP annealing at 850 $^{\circ}C$ for 29 sec. In the viewpoints of the physical characteristics of MOS capacitor, STI structure was confirmed by SEM. STI structure was expected to minimize the oxide loss at the channel edge. Also, STI structure is considered to decrease the threshold voltage, result in a lower Ti/TiN resistance( Ω /cont.) and higher capacitance-gate voltage(C- V) that made the STI structure more effective. In terms of the TDDB(sec) characteristics, the STI structure showed the stable value of 25 % ～ 90 % more than 55 sec. In brief, analysis of the ultra thin gate oxide 30 $\AA$ proved that STI isolation structure and salicidation process presented in this study. I could achieve improved electrical characteristics and reliability for deep submicron devices with 30 $\AA$ $N_2$O gate oxide.

키워드

참고문헌

  1. H. Satakes and A. Toriumi, 'Dielectric breakdown mechanism of thin SiO2 studied by the post breakdown resistance statistics', IEEE Trans. Electron Devices, Vol. 47, No.4, p. 741, 2000 https://doi.org/10.1109/16.830988
  2. L. H. Haoy, 'A new method of thin gate SiO2 reliability characterization', Surface & interface Analysis, Vol. 34, No.1, p. 437, 2002 https://doi.org/10.1002/sia.1333
  3. K. Matsukawa, 'A study of metal impurities behavior due to difference in isolation structure on ULSI devices', Jpn. Appl. Phys., Vol. 4, No. 10, p. 5900,2002
  4. C. H. Wang and P. F. Zhang, 'Tree-dimensional DffiL for shallow trench isolated MOSFET's', IEEE Trans. Electron Devices, Vol. 46, p. 139, 1999 https://doi.org/10.1109/16.737452
  5. SB. Herner and V. Ma, 'Low resistivity Tisi z on narrow p(+) polycrystalline silicon lines', Applied Physics Letters., Vol. 81, No.2, p. 259, 2002 https://doi.org/10.1063/1.1492010
  6. S. Zaman and A. Haque, 'Direct tunneling gate current in deep submicron MOSFET's', Phys. Of Semiconductor Devices, Vol. 1, p. 742, 2001
  7. J. Lutze, 'Transistor off-state leakage current induced by TiSiz pre-amorphizing implant in a 0.2 urn CMOS process', IEEE Electron Device Letters, Vol. 21, p. 4, p. 155, 2000 https://doi.org/10.1109/55.830966
  8. H. Za and M. Stevens, 'Epitaxial Titanium Silicide Islands and Nanowires', Surface Science, No. 1-3, p. 148,2003
  9. G. Y. Eom and H. S. Oh. 'Improvement of sub 0.1 \mum VLSI device quality using a novel titanium silicide formation process', JKPS, Vol. 40, No.2, p. 335, 2002
  10. G. Y. Eom and H. S. Oh., 'A Study on improvement of sub 0.1 f.lill VLSI CMOS device ultra thin gate oxide quality using a novel STI structure', J. of KIEEME(in Korean), Vol. 13, No.9, p. 729, 2000
  11. G. Y. Eom, A study on improvement of 30 Aultra thin gate oxide quality, Proc. 2004 Summer Conf. KIEEME, p. 729, 2004