• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2003년도 춘계학술대회 논문집 초전도 자성체 연구회
• /
• pp.30-33
• /
• 2003

YBCO coated conductor, also called the 2nd generation high temperature superconducting wire, consists of oxide multi-layer hetero-epitaxial thin films. Pulsed laser deposition (PLD) is one of many film deposition methods used to make coated conductor, and is the one known to be the best to make superconducting layer so far. As a part of the effort to make long length coated conductor, the optimum deposition condition of YBCO film on single crystal substrate (SrTiO3) was investigated using PLD. Substrate temperature, oxygen partial pressure, and laser fluence were varied to find the best combination to grow high quality YBCO film.

• 한국자기학회지
• /
• 제9권5호
• /
• pp.256-262
• /
• 1999

DC/RF magnetron sputtering system을 이용하여 CoCr 박막 및 CoCrMo 박막의 Si 하지층의 도입에 따른 자기적 특성 및 미세구조의 변화에 대해 살펴보았다. 박막의 자기적 특성을 VSM을 통하여 측정한 결과, 고온에서 증착된 CoCrMo/Si 박막의 경우가 CoCr/Si 박막과는 달리 Si 하지층의 두께가 증가할수록 수직보자력값이 증가하는 것을 알 수 있었으며 AFM과 SEM을 이용한 surface morphology의 변화를 통하여 결정립 미세화와 균일화가 수직보자력을 증진시킴을 알 수 있었다. 또한, 박막의 결정배향성 및 미세구조를 XRD와 SEM을 통하여 관찰한 결과, CoCrMo/Si 박막의 (0002)우선 배향성이 CoCr/Si 박막의 (0002) 우선 배향성보다 상당히 크게 증진된 것을 볼 수 있었으며, SEM의 단면 측정을 통하여 CoCrMo/Si 박막과 CoCr/Si 박막의 기판 표면에서 성장하는 columnar 구조의 발달을 잘 관찰할 수 있었다.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2003년도 추계학술대회 논문집 Vol.16
• /
• pp.180-183
• /
• 2003

The monolayer of oxygen atoms sandwitched between the adjacent nanocrystalline silicon layers was formed by ultra high vacuum-chemical vapor deposition (UHV-CVD). This multi-layer Si-O structure forms a new type of superlattice, semiconductor-atomic superattice (SAS). According to the experimental results, high-resolution cross-sectional transmission electron microscopy (HRTEM) shows epitaxial system. Also, the current-voltage (I-V) measurement results show the stable and good insulating behavior with high breakdown voltage. It is apparent that the system may form an epitaxially grown insulating layer as possible replacement of silicon-on-insulator (SOI), a scheme investigated as future generation of high efficient and high density CMOS on SOI.

• 대한전자공학회논문지
• /
• 제23권6호
• /
• pp.758-765
• /
• 1986

The design, fabrication and performance of vertical double diffused power MOSFET (VDMOS) were described. On the antimony (Sb) doped (~7x10**17 cm**-3) silicon substrate (N+), epitaxial layer(N-) was grown. The thickness and the resistivity of this layer were 32\ulcorner and about 12\ulcorner-cm, respectively. The P- channel length which was controlled by sequential P-/N+ double diffuison method was about 1~2 \ulcorner, and was processed with the self alignment of 21 \ulcorner width poly silicon. To improve the breakdown voltage with constant on-resistance (Ron) about 1\ulcorner, three P+ guard rings were laid out around main pattern. With chip size of 4800\ulcorner x4840 \ulcorner, the VDMOS has shown breakdown voltage of 410~440V, on-resistance within 1.0~1.2\ulcornerand the current capablity of more than 5A.

• ETRI Journal
• /
• 제26권6호
• /
• pp.575-582
• /
• 2004

Fully-depleted silicon-on-insulator (FD-SOI) devices with a 15 nm SOI layer thickness and 60 nm gate lengths for analog applications have been investigated. The Si selective epitaxial growth (SEG) process was well optimized. Both the single- raised (SR) and double-raised (DR) source/drain (S/D) processes have been studied to reduce parasitic series resistance and improve device performance. For the DR S/D process, the saturation currents of both NMOS and PMOS are improved by 8 and 18%, respectively, compared with the SR S/D process. The self-heating effect is evaluated for both body contact and body floating SOI devices. The body contact transistor shows a reduced self-heating ratio, compared with the body floating transistor. The static noise margin of an SOI device with a $1.1\;{\mu}m^2$ 6T-SRAM cell is 190 mV, and the ring oscillator speed is improved by 25 % compared with bulk devices. The DR S/D process shows a higher open loop voltage gain than the SR S/D process. A 15 nm ultra-thin body (UTB) SOI device with a DR S/D process shows the same level of noise characteristics at both the body contact and body floating transistors. Also, we observed that noise characteristics of a 15 nm UTB SOI device are comparable to those of bulk Si devices.

• 한국진공학회지
• /
• 제7권3호
• /
• pp.187-194
• /
• 1998

저압 유기금속 화학기상증착법을 이용하여 $600^{\circ}C$와 $620^{\circ}C$에서 InP 기판 위에 격자 일치된 InGaAsP 에피층을 성장하였다. InGaAsP 에피층의 기상에서의 조성에 따른 고상에 서의 조성의 변화를 분석하여, 3족 원소의 경우에는 기상에서 반응이 일어나는 표면으로의 3족 원료의 확산에 의해 조성이 결정되었으며, 5족의 경우에는 As과 P의 증기압의 차이와 $AsH_3$, $PH_3$의 열분해 효율의 차이에 의해 조성이 결정되었다. 측정 온도에 따른 PL스펙트 럼의 변화를 분석하여 75K 이하의 저온에서 비정상적인 PL스펙트럼 피크의 거동을 관찰하 였다. 이러한 PL피크의 비정상적인 거동은 투과 전자현미경 분석과 투과 스펙트럼 분석을 통해 국부적인 ordering의 차이에 의한 에너지 갭의 공간적인 변화에 의해 나타나는 것으로 설명되었다.

• 한국광학회지
• /
• 제18권2호
• /
• pp.155-161
• /
• 2007

본 논문에서는 GaN/InGaN 다중양자우물(MQW)의 청색 발광 다이오드(LED)에서의 3차원적인 전류 및 2차원적인 광 분포를 보여 주기 위해 새롭고 간단한 3차원 회로 모델링과 해석이 처음으로 제안되었으며 이를 실험적으로 검증하였다. LED의 회로 파라미터들은 금속 및 에피 박막의 저항과 다이오드만으로 이루어져 있으며 각각의 파라미터는 전송선 모델(TLM) 및 전압-전류의 특성으로부터 얻을 수 있다. 제안된 방법과 회로 파라미터를 상부로 발광하는(top-surface emitting) LED에 적용하여 금속 및 에피 박막의 각 저항 변화에 따라 활성층을 지나가는 전류 분포의 효과를 정량적으로 해석하였다. 그리고 제작된 청색 LED 소자의 발광 분포는 p-전극 주위에서 어두운 발광 분포를 보이는 해석 결과와 유사한 경향을 보여주었다.

• 센서학회지
• /
• 제14권2호
• /
• pp.96-100
• /
• 2005

The planar Schottky diodes were fabricated and modeled to probe the device applicability of the cracked GaN epitaxial layer on a (111) silicon substrate. On the unintentionally n-doped GaN grown on silicon, we deposited Ti/Al/Ni/Au as the ohmic metal and Pt as the Schottky metal. The ohmic contact achieved a minimum contact resistivity of $5.51{\times}10.5{\Omega}{\cdot}cm^{2}$ after annealing in an $N_{2}$ ambient at $700^{\circ}C$ for 30 sec. The fabricated Schottky diode exhibited the barrier height of 0.7 eV and the ideality factor was 2.4, which are significantly lower than those parameters of crack free one. But in photoresponse measurement, the diode showed the peak responsivity of 0.097 A/W at 300 nm, the cutoff at 360 nm, and UV/visible rejection ratio of about $10^{2}$. The SPICE(Simulation Program with Integrated Circuit Emphasis) simulation with a proposed model, which was composed with one Pt/GaN diode and three parasitic diodes, showed good agreement with the experiment.

• 한국재료학회지
• /
• 제22권10호
• /
• pp.539-544
• /
• 2012

We have grown AlN nanorods and AlN films using plasma-assisted molecular beam epitaxy by changing the Al source flux. Plasma-assisted molecular beam epitaxy of AlN was performed on c-plane $Al_2O_3$ substrates with different levels of aluminum (Al) flux but with the same nitrogen flux. Growth behavior of AlN was strongly affected by Al flux, as determined by in-situ reflection high energy electron diffraction. Prior to the growth, nitridation of the $Al_2O_3$ substrate was performed and a two-dimensionally grown AlN layer was formed by the nitridation process, in which the epitaxial relationship was determined to be [11-20]AlN//[10-10]$Al_2O_3$, and [10-10]AlN//[11-20]$Al_2O_3$. In the growth of AlN films after nitridation, vertically aligned nanorod-structured AlN was grown with a growth rate of $1.6{\mu}m/h$, in which the growth direction was <0001>, for low Al flux. However, with high Al flux, Al droplets with diameters of about $8{\mu}m$ were found, which implies an Al-rich growth environment. With moderate Al flux conditions, epitaxial AlN films were grown. Growth was maintained in two-dimensional or three-dimensional growth mode depending on the Al flux during the growth; however, final growth occurred in three-dimensional growth mode. A lowest root mean square roughness of 0.6 nm (for $2{\mu}m{\times}2{\mu}m$ area) was obtained, which indicates a very flat surface.

• 한국자기학회지
• /
• 제21권6호
• /
• pp.214-218
• /
• 2011

본 연구에서는 DC 마그네트론 스퍼터링을 이용해 MgO 단결정 기판 위에 성장된 Ag/CoFeB 박막의 스퍼터링 조건에 따른 박막 미세구조의 변화를 연구하였다. Ag 박막의 결정성 및 표면 거칠기는 인가전력(sputtering power) 및 증착온도의 변화에 따라 증착온도가 증가하는 경우 (200) 방향의 결정성이 향상되는 것을 확인하였으며, 인가전력이 증가되는 경우 표면 거칠기가 감소하는 것을 확인하였다. 또한 고분해능 TEM(transmission electron microscopy) 및 XRR(X-ray reflectivity) 측정을 통해 MgO 기판 위 Ag층의 켜쌓기 성장 및 MgO 기판과 Ag층 사이에 산화층에 해당하는 계면층이 존재하는 것을 알 수 있었으며, 증착온도의 증가에 따른 Ag의 섬상구조 형성 및 intermixing 효과에 의한 Ag/CoFeB 계면층의 변화 및 자기적 특성의 변화를 연구하였다.