• Title/Summary/Keyword: Clock Synchronization

Search Result 229, Processing Time 0.025 seconds

Design and Implementation of Network Synchronization for NG-SDH System (NG-SDH 시스템을 위한 망동기 설계, 구현 및 동기클럭 모델링)

  • Yang Choong-reol;Lee Jong-hyun;Kim Whan-woo
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.30 no.12A
    • /
    • pp.1120-1135
    • /
    • 2005
  • In this paper, We have design and implement the network synchronization module for NG-SDH system having 120 Gbps capacity. and also evaluate the performance of it. We also propose analyzing algorithm clock characterisrics on NG-SDH node clock based on the evaluation results.

Low-Power Synchronization Technique for On-Chip Communication (온 칩 통신을 위한 저 전력 동기화 기술)

  • Lee, Jung-Hyun;Kim, Dong-Chul;Eo, Yung-Seon
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.48 no.10
    • /
    • pp.33-38
    • /
    • 2011
  • A novel low-power synchronization technique is presented for the local synchronization. Since the proposed technique transmits an enable signal instead of a clock signal which consumes large power, it can considerably reduce the power consumption. The source-synchronization scheme which is widely adopted for the local synchronization is compared with the proposed technique. It is shown that the proposed low-power synchronization technique provides approximately 50% power saving.

Duty Cycle-Corrected Analog Synchronous Mirror Delay for High-Speed DRAM (고속 DRAM을 위한 Duty Cycle 보정 기능을 가진 Analog Synchronous Mirror Delay 회로의 설계)

  • Choi Hoon;Kim Joo-Seong;Jang Seong-Jin;Lee Jae-Goo;Jun Young-Hyun;Kong Bai-Sun
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.42 no.9 s.339
    • /
    • pp.29-34
    • /
    • 2005
  • This paper describes a novel internal clock generator, called duty cycle-corrected analog synchronous mirror delay (DCC-ASMD). The proposed circuit is well suited for dual edge-triggered systems such as double data-rate synchronous DRAM since it can achieve clock synchronization within two clock cycles with accurate duty cycle correction. To evaluate the performance of the proposed circuit, DCC-ASMD was designed using a $0.35\mu$m CMOS process technology. Simulation results show that the proposed circuit generates an internal clock having $50\%$ duty ratio within two clock cycles from the external clock having duty ratio range of $40\;\~\;60$.

A Study on the Construction of Ground Test Segment for the Time Synchronization System Using the Geostationary Satellite (정지궤도 위성을 이용한 시각동기 지상시스템 시험장비 구축에 관한 연구)

  • Lee, Sang-Cherl;Kim, Bang-Yeop
    • Journal of the Korean Society for Aeronautical & Space Sciences
    • /
    • v.32 no.5
    • /
    • pp.104-108
    • /
    • 2004
  • The most of the CDMA mobile communication depends on the GPS for the time synchronization. Then, we must prepare alternative system against the unusable GPS like a unexpectable accident or strategic purpose by the USA government. In this study, we have constructed ground test segment for the time synchronization system using the geostationary satellite. In addition. we have designed, manufactured and tested the transmitting and receiving board to receive 1 PPS signal from atomic clock for transmitting stored data in buffer to satellite modem and to produce 1 PPS signal from satellite modem for measuring time delay.

Implementation of AIS Transponder with a New Time Synchronization Method (새로운 시각 동기 방안을 적용한 자동 식별 장치의 구현)

  • 이상정;최일흥;오상헌;윤상준;박찬식;황동환
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.40 no.7
    • /
    • pp.273-281
    • /
    • 2003
  • This paper proposes a new time synchronization scheme for the Automatic Identification System(AIS). The proposed scheme utilizes a Temperature Compensated Crystal Oscillator(TCXO) as a local reference clock, and consists of a Digitally Controlled Oscillator(DCO), a divider, a phase comparator, and register blocks. Primary time reference is IPPS from GPS receiver that is synchronized to Universal Time Coordinated(UTC). And if GPS is unavailable, other station's signal is utilized as secondary time reference. The phase comparator measures time difference between the 1PPS and the generated transmit clock. The measured time difference is compensated by controlling the DCO and the transmit clock is synchronized to the Universal Time Coordinated(UTC). The synchronized transmit clock(9600Hz) is divided into the transmitting time slot(37.5Hz). The proposed scheme is tested in an experimental AIS transponder set. The experimental result shows that the proposed module satisfies the timing specification of the AIS technical standard, ITU-R M.1371-1.

Clock Synchronization for Multi-Static Radar Under Non-Line-of-Sight System Using Robust Least M-Estimation (로버스트한 최소 M-추정기법을 이용한 비가시선 상의 멀티스태틱 레이더 클락 동기 기술 연구)

  • Shin, Hyuk-Soo;Yeo, Kwang-Goo;Joeng, Myung-Deuk;Yang, Hoongee;Jung, Yongsik;Chung, Wonzoo
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.37C no.10
    • /
    • pp.1004-1010
    • /
    • 2012
  • In this paper, we propose the algorithm which considers applying recently proposed clock synchronization techniques with quite high accuracy in a few wireless sensor networks researches to time synchronization algorithm for multi-static radar system and especially overcomes the limitation of previous theory, cannot be applied between nodes in non-line of sight (NLOS). Proposed scheme estimates clock skew and clock offset using recursive robust least M-estimator with information of time stamp observations. And we improve the performance of algorithm by tracking and suppressing the time delays difference caused by NLOS system. Futhermore, this paper derive the mean square error (MSE) to present the performance of the proposed estimator and comparative analysis with previous methods.

A Time Synchronization Algorithm for a Time-Slot Reservation Based MAC in Mobile Ad-Hoc Networks (모바일 애드혹 네트워크에서 MAC 기반 타임 슬롯 예약을 위한 시간 동기화 알고리즘)

  • Heo, Ung;He, Yushan;You, Kang-Soo;Choi, Jae-Ho
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.48 no.4
    • /
    • pp.37-46
    • /
    • 2011
  • Time synchronization plays an important role in mobile communication systems, particularly, when an accurate time-division mechanism among the communication entities is required. We present a new time synchronization algorithm for a wireless mobile ad-hoc network assuming that communication link is managed by a time-slot reservation-based medium access control protocol. The central idea is to reduce time synchronization packet collisions by exploiting the advantages found in reference broadcasting. In addition, we adopt a sophisticated clock updating scheme to ensure the time synchronization convergence. To verify the performance of our algorithm, a set of network simulations has been performed under various mobile ad-hoc network scenarios using the OPNET. The results obtained from the simulations show that the proposed method outperforms the conventional TSF method in terms of synchronization accuracy and convergence time.

Synchronized sensing for wireless monitoring of large structures

  • Kim, Robin E.;Li, Jian;Spencer, Billie F. Jr;Nagayama, Tomonori;Mechitov, Kirill A.
    • Smart Structures and Systems
    • /
    • v.18 no.5
    • /
    • pp.885-909
    • /
    • 2016
  • Advances in low-cost wireless sensing have made instrumentation of large civil infrastructure systems with dense arrays of wireless sensors possible. A critical issue with regard to effective use of the information harvested from these sensors is synchronized sensing. Although a number of synchronization methods have been developed, most provide only clock synchronization. Synchronized sensing requires not only clock synchronization among wireless nodes, but also synchronization of the data. Existing synchronization protocols are generally limited to networks of modest size in which all sensor nodes are within a limited distance from a central base station. The scale of civil infrastructure is often too large to be covered by a single wireless sensor network. Multiple independent networks have been installed, and post-facto synchronization schemes have been developed and applied with some success. In this paper, we present a new approach to achieving synchronized sensing among multiple networks using the Pulse-Per-Second signals from low-cost GPS receivers. The method is implemented and verified on the Imote2 sensor platform using TinyOS to achieve $50{\mu}s$ synchronization accuracy of the measured data for multiple networks. These results demonstrate that the proposed approach is highly-scalable, realizing precise synchronized sensing that is necessary for effective structural health monitoring.

Precision Time Synchronization System over Wireless Networks for TDOA-based Real Time Locating Systems (TDOA 기반의 실시간 위치 측정 시스템을 위한 정밀 무선 시각 동기 시스템)

  • Cho, Hyun-Tae;Jung, Yeon-Su;Jang, Hyun-Sung;Park, In-Gu;Baek, Yun-Ju
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.34 no.1B
    • /
    • pp.86-97
    • /
    • 2009
  • RTLS is a system for automatically locating and tracking people and objects. The TDOA-based RTLS determines the location of the tag by calculating the time differences of a signal received from the tag. In TDOA-based RTLS, time synchronization is essential to calculate the time difference between readers. This paper presents a precision time synchronization method for TDOA-based RTLS over IEEE 802.15.4. In order to achieve precision time synchronization in IEEE 802.15.4 radio, we analyzed the error factors of delay and jitter. We also deal with the implementation of hardware assisted time stamping and the Kalman filtering method to minimize the error factors. In addition, this paper described the experiments and performance evaluation of the proposed precision time synchronization method in IEEE 802.15.4 radio. The results show that the nodes in a network can maintain their clocks to within 10 nanoseconds offset from the reference clock.

Wireless TDD Time Synchronization Technique Considering the Propagation Delay Between Mobile Vehicles (이동체간 전파지연을 고려한 무선 TDD 시각 동기화 기법)

  • Boo, Jung-il;Ha, Jeong-wan;Kim, Kang-san;Kim, Bokki
    • Journal of Advanced Navigation Technology
    • /
    • v.23 no.5
    • /
    • pp.392-399
    • /
    • 2019
  • In this paper, we have studied wireless time division duplex(TDD) time synchronization technique considering the propagation delay between mobile vehicles. The existing IEEE 1588 precision time protocol(IEEE 1588 PTP) algorithm was applied and the time synchronization between the two nodes was achieved through the propagation delay and clock offset time correction calculated between master slave nodes during wireless TDD communication. The time synchronization process and procedure of IEEE 1588 PTP algorithm were optimized, thereby reducing the propagation delay error sensitivity for real-time moving vehicles. The sync flag signal generated through the time correction has a time synchronization accuracy of max +252.5 ns within 1-symbol(1.74 M symbol/sec, ${\pm}287.35ns$) through test and measurement, and it was confirmed that the time synchronization between master slave nodes can be achieved through sync flag signal generated during GPS disturbance.