• 제목/요약/키워드: Circuit simulator

검색결과 355건 처리시간 0.028초

A Multi-Level Simulation Technique for Large-ScaleAnalog Integrated Circuits

  • Yang Jeemo
    • 한국산업정보학회:학술대회논문집
    • /
    • 한국산업정보학회 1998년도 공동추계학술대회 경제위기 극복을 위한 정보기술의 효율적 활용
    • /
    • pp.827-834
    • /
    • 1998
  • This paper describes a multi-level simulation technique and its implementation, which accurately solve voltages and currents of circuits descreibed at mixed levels of abstractions. A metho to form a tightly coupled simulation environment is proposed and, starting from a description of a circuit, simulation set-up and analysis procedure of the multi-level simulator for a transient response are presented. Circuit and behavioral simulation techniques and their implementations composing the multi-level simulation are explained in detail. Most of the algorithms implemented in the simulation are based upon the standard simulation techniques in order to obtain the reliability and accuracy of conventinoal simulators. Simulation examples show that the multi-level simulator can analyze circuits containing highly nonlinear behavioral models without loss of accuracy provided the behavioral models are accurate enough.

SECSPICE : Submicron MOS 설계를 위한 정확하고 효율적인 회로 시뮬레이터 (SECSPICE : An Accurate and Efficient Circuit Simulator for Submicron MOS Designs)

  • 김영길;이재훈;박진규;김경화;김경호
    • 전자공학회논문지A
    • /
    • 제31A권9호
    • /
    • pp.156-163
    • /
    • 1994
  • A new circuit simulator for submicron MOS desings was developed by enhancing SPICE3. The minimum conductance stepping, source stepping and pseudo transient methods are applied to improve the convergence. and SECSPICE uses the variation rate of the node volgage in the timestep algorithm. The modified BSIM model was implemented in SECSPICE for submicron MOS designs. And it gives the powerful user environments such as graphic user environments. As the results of test using real measured device data and circuits used in real production desing, we found it gave more accurage results than BSIM and the execution speed was 1.5~2.8 times faster than SPICE3.

  • PDF

GSM용 적층형 저역통과필터와 RF 다이오드 스위치의 설계 (Design of Multilayer LPF and RF diode switch for GSM)

  • 최우성;양성현
    • 한국정보통신학회논문지
    • /
    • 제16권3호
    • /
    • pp.416-423
    • /
    • 2012
  • Ansoft HFSS와 Serenade를 사용하여, 적층형 저역통과필터(LPF)와 RF 다이오드 스위치를 설계하였다. RF diode switch의 등가회로를 참고한 시뮬레이션은 송신모드 (Transmit mode)일 때 다이오드를 인덕터(Inductor)로 등가 회로화 하였고, 수신모드(Receive mode) 일때는 다이오드를 커패시터(Capacitor)로 변환하여 시뮬레이션 하였다. 적측형 RF diode 설계는 소자 와 수축률 변화를 고려하여 수행하였다.

피이드백 효과를 고려한 파형이완 방식에 의한 Timing Simulator (Timing Simulator by Waveform Relaxation Considering the Feedback Effect)

  • 전영현;이창우;이기준;박송배
    • 대한전자공학회논문지
    • /
    • 제24권2호
    • /
    • pp.347-354
    • /
    • 1987
  • Timing simulators are widely used nowadays for analyzing large-scale MOS digital circuits, which, however, have several limitations such as nonconvergence and/or in accuracy for circuits containing tightly coupled feedback elements or loops. This paper describes a new timing simulator which aims at solving these problems. The algorithm employed is based on the wave-form relaxation method, but exploits the signal flow along the feedback loops. Each of feedback loops is treated as one circuit block and then local iterations are performed to enhance the timing simulation. With these techniques, out simulator can analyze the MOS digital circuits with up to 5-20 times of the magnitude speed improvemnets as compared to SPICE2, while maintaining the accuracy.

  • PDF

Feasible Power Loss Analysis and Estimation of Auxiliary Resonant DC Link Assisted Soft-Switching Inverter with New Zero Vector Generation Method

  • Manabu Kurokawa;Claudio Y. Inaba;M. Rukonuzzaman;Eiji Hiraki;Yoshihiro Konishi;Mutsuo Nakaoka
    • Journal of Power Electronics
    • /
    • 제2권2호
    • /
    • pp.77-87
    • /
    • 2002
  • The purpose of this paper is to improve power conversion efficiency of three-phase soft-switching voltage-source inverter with an auxiliary resonant dc link (ARDCL) snubber circuit. Firstly, the operation principle of ARDCL snubber circuit is described. Secondly, this paper proposes an effictive generation method of zero voltage vector for three-phase voltage-source soft-switching inverter in power losses in which power losses in the ARDCL snubber circuit can be reduced. In particular, zero voltage holding interval in the inverter DC busline can be controlled due to the new generation scheme of zero voltage vector. Thirdly, a simulator for power loss analysis for power loss characteristics based on actual system, is developed. the validity of developed. The validity of developed simulator of proved with experimental results. Finally, power efficency of three-phase inverter is estimated according to high carrier frequency by using the simulatior.

BER Simulator Development for Link Compliance Analysis

  • Kang, Hyun-Chul;Kim, Woo-Seop;Lee, Jae-Wook;Jang, Young-Chan;Park, Hwan-Wook;Kim, Jong-Hoon;Lee, Jung-Bae;Kim, Chang-Hyun
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • 제8권2호
    • /
    • pp.150-155
    • /
    • 2008
  • This paper is related to developing new Bit Error Rate (BER) simulator, Sam sung BER simulator (SBERS), in order to evaluate the link compliance and all kinds of effects of link compliance in a real environment. SBERS allows to generate transmit pulse accurately by using the various parameters, and obtain the eye diagram and bathtub curve, which represents the performance of link, by calculating the transmit pulse and the measured frequency response characteristics. SBERS give results as same as real environment after taking account of distribution and value of noise. To verify the accuracy of simulator, we derive the simulated and measured result and compare eye opening. The difference came out to be within 5% error. It is possible to estimate the real environment and design the transmitter and receiver circuit effectively using new BER simulator, SBERS.

지게차 변속제어 알고리즘 검증을 위한 임베디드 변속기 시뮬레이터 개발 (Development of Embedded Transmission Simulator for the Verification of Forklift Shift Control Algorithm)

  • 정규홍
    • 드라이브 ㆍ 컨트롤
    • /
    • 제20권4호
    • /
    • pp.17-26
    • /
    • 2023
  • A forklift is an industrial vehicle that lifts or transports heavy objects using a hydraulically operated fork, and is equipped with an automatic transmission for the convenience of repetitive transportation, loading, and unloading work. The Transmission Control Unit (TCU) is a key component in charge of the shift control function of an automatic transmission. It consists of an electric circuit with an input/output signal interface function and firmware running on a microcontroller. To develop TCU firmware, the development process of shifting algorithm design, firmware programming, verification test, and performance improvement must be repeated. A simulator is a device that simulates a mechanical system having dynamic characteristics in real time and simulates various sensor signals installed in the system. The embedded transmission simulator is a simulator that is embedded in the TCU firmware. information related to the mechanical system that is necessary for TCU normal operation. In this study, an embedded transmission simulator applied to the originally developed forklift TCU firmware was designed and used to verify various forklift shift control algorithms.

동시 고장 시뮬레이터의 메모리효율 및 성능 향상에 대한 연구 (Fast and Memory Efficient Method for Optimal Concurrent Fault Simulator)

  • 김도윤;김규철
    • 대한전자공학회:학술대회논문집
    • /
    • 대한전자공학회 1998년도 추계종합학술대회 논문집
    • /
    • pp.719-722
    • /
    • 1998
  • Fault simulation for large and complex sequential circuits is highly cpu-intensive task in the intergrated circuit design process. In this paper, we propose CM-SIM, a concurrent fault simulator which employs an optimal memory management strategy and simple list operations. CM-SIM removes inefficiencies and uses new dynamic memory management strategies, using contiguous array memory. Consequently, we got improved performance and reduced memory usage in concurrent fault simulation.

  • PDF

PCB 디자인 시뮬레이터 구현에 관한 연구 (A Study on Implementation for the PCB Design Simulator)

  • 김현호;우경환;이천희
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 제어로봇시스템학회 2000년도 제15차 학술회의논문집
    • /
    • pp.296-296
    • /
    • 2000
  • This paper describes the features of a transmission line and a wiring, and a design rule based on a demanded condition for a wiring. Like as the simulation of a circuit, by tracking the wiring path among parts that are disposed on PCB, we analyze the feature of the corresponding wiring using the design formula and rule. We implement a signal integrity simulator, which is capable of electrical and electronic simulation for the feature of a wiring signal and the corresponding signal, and the results are demonstrated.

  • PDF

3상 전기제어반 전기사고 예방을 위한 계측시스템 설계 (An Instrumentation System Design for Electrical Accident Prevention of 3-Phase Electrical Control Panel)

  • 곽동걸;최정규;김재중;권영준;송강
    • 전력전자학회:학술대회논문집
    • /
    • 전력전자학회 2016년도 전력전자학술대회 논문집
    • /
    • pp.36-37
    • /
    • 2016
  • The main cause of electrical fires are caused due to short circuit and open circuit. This is generates an instantaneous electric arc or spark accompanied with such electric faults. These arcs generate a pressed wire, contact badness, and a weakness in the wire coating etc.. This research proposes a protection circuit to prevent open-phase accident due to contact failure of electromagnetic contactor, tracking arc fault, open-phase within the three-phase electrical control panel which is the most commonly applied in the industry. The proposed circuit also alarms and cuts off of power system when electrical faults occurs. In addition, the proposed circuit is validated by various electric accident simulator.

  • PDF