• The Journal of Asian Finance, Economics and Business
• /
• v.8 no.3
• /
• pp.1361-1369
• /
• 2021

Recent technological advancements have had a substantial impact on consumer buying behavior. This research aims to determine the factors affecting consumer behavior related to the adoption of self-service technologies (SSTs). The intended findings of this study are expected to contribute to understanding consumer behavior towards the adoption of SSTs taking into account the logic of two main theories in this regard: the Technology Acceptance Model (TAM) and the assumptions of the Behavioral Perspective Model (BPM). This research follows a triangulation approach. Consequently, a number of semi structured interviews were conducted with experts and executive directors from selected SSTs providers in Jordan. In addition, the convenience sampling technique was employed focusing on current (or) previous users of SSTs in the public and private sectors in Jordan using a self-administrative questionnaire (66% response rate). The results confirmed the influence (direct and indirect) of previous experience and personal initiatives and characteristics on consumer intention to use SSTs. In addition, the results indicated the important role of the mediator variables namely: perceived ease of use (EOU), perceived risk (PR), and perceived usefulness (PU) on consumer attitude towards SSTs which in turn will positively affect consumer intention to use SSTs.

• Nuclear Engineering and Technology
• /
• v.41 no.1
• /
• pp.79-90
• /
• 2009

Verification of programmable logic controller (PLC) programs written in IEC 61131-3 function block diagram (FBD) is essential in the transition from the use of traditional relay-based analog systems to PLC-based digital systems. This paper describes effective use of the well-known verification tool VIS for automatic verification of behavioral equivalences between successive FBD revisions. We formally defined FBD semantics as a state-transition system, developed semantic-preserving translation rules from FBD to Verilog programs, implemented a software tool to support the process, and conducted a case study on a subset of FBDs for APR-1400 reactor protection system design.

• Proceedings of the Korea Institute of Convergence Signal Processing
• /
• 2000.12a
• /
• pp.209-212
• /
• 2000

This paper describes the design and implementation of a hard- wired AGV controller using CPLD(Complex Programmable Logic Device). The proposed controller manages a guidance equipment, motor and I/O sequence controller for a self-control traveling. Compared with a conventional $\mu$-processor, the CPLD controller using a hard-wired control method can reduce a difficult programming process. Also, the total costs of production are reduced, such as development time, product's size and difficulty because memory, combinational logic and sequential logics are implemented by CPLD. The Controller designed using behavioral description method with VHDL and was synthesized by MAX＋Plus II of the ALTERA co. We implemented controller using EPF10K10LC84-4 device.

• Proceedings of the IEEK Conference
• /
• 2000.06b
• /
• pp.161-164
• /
• 2000

The architecture of microprocessor for a embedded system should be one that can perform more tasks with fewer instruction codes. The machine codes that high-level language compiler produces are mainly composed of specific ones, and codes that have small size are more frequently used. Extended Instruction Set Architecture (EISC) was proposed for that reason. We have designed pipe-line system for 64 bit EISC microprocessor. function level simulator was made for verification of design and instruction set architecture was also verified by that simulator. The behavioral function of synthesized logic was verified by comparison with the results of cycle-based simulator.

• Proceedings of the Korea Institute of Convergence Signal Processing
• /
• 2000.08a
• /
• pp.341-344
• /
• 2000

The 0-1 knapsack processor performing dynamic programming is designed and implemented on a programmable logic device. Three types of a processor, each with different behavioral models, are presented, and the operation of a processor of each type is verified with an instance of the 0-1 knapsack problem.

• Korean Business Review
• /
• v.11
• /
• pp.1-14
• /
• 1998

In this paper the negotiation skills, which have been so far known as non-scientific or artistic field, are analyzed on the basis of behavioral science view point. Negotiator's behavior and psychological situation are believed to influence the negotiation result significantly, therefore, those factors are reviewed with behavioral science framework. Some concepts developed in Cognitive Psychology to explain the decision making models - prominence, commitment, escalation of commitment, framing, adjustment and anchoring, endowment effect - are reconceptualized and applied to the negotiation skill analysis and negotiation skill development in this paper. As the results of this research, various negotiation skills which have been so far believed as irrational and artistic are now able to be explained on the basis of sound logic and reasoning. This means also that valuable and elegant negotiation skills should be further developed by behavioral scientists.

• The KIPS Transactions:PartA
• /
• v.9A no.3
• /
• pp.351-362
• /
• 2002

Along with an asynchronous finite state machine, in short AFSM, a signal transition graph, in short STG, is one of the most widely used behavioral description languages for asynchronous controllers. Unfortunately, STGs are not user-friendly, and thus it is very unwieldy and time consuming for system designers to conceive and describe manually the behaviors of a number of asynchronous controllers which constitute an asynchronous control unit for a target system in the form of STGs. In this paper, we suggest an automatic STG derivation method through a process-oriented method. Since the suggested method considers special properties of STG-based asynchronous logic synthesis very carefully, asynchronous controllers which are synthesized from STGs derived through the suggested method are superior in aspects of area, synthesis time, performance and implementability compared to those obtained through previous methods.

• Proceedings of the IEEK Conference
• /
• 2000.06b
• /
• pp.226-229
• /
• 2000

In this paper, we describe implementation of 32-Bit RISC Core for portable communication/information equipment, such as cellular telephones and personal digital assistants, notebook, etc. The RISC core implements the ARM$\^$R/V4 instruction set on the basis of low power techniques in architecture level and logic level. It operates with 5-stage pipeline, and has harvard architecture to increase execution speed. The processor is modeled and simulated in RTL level using VHDL. Behavioral Cache and MMU are added to the VHDL model for instruction level verification of the processor. The core is implemented using Mentor P'||'&'||'R tools with IDEC C-631 Cell library of 0.6$\mu\textrm{m}$ CMOS 1-poly 3-metal CMOS technology.

• Journal of the Korean housing association
• /
• v.10 no.2
• /
• pp.175-183
• /
• 1999

This study aims at modeling the compositional method in the architectural space and shape. The composition of space is composed of the position and the area in space. Therefore these elements are established to the functional program applied at the behavioral data. The element of spatial structure is position and scale in space, and the composition of spatial shape is developed repitionally to the combination of build-up method. The functional program is being expertised and the scale in building being lager, the importance of functional program is increased. Applied at data of the functional program at spatial structure, the process is developed to the method of combination. The purpose of this study is approached at the degree of application in modeling on the compositional method in architectural space and shape, which is a fundamental aspect on the quantitative analysis of architectural space.

• Journal of The Korean Digital Architecture Interior Association
• /
• v.9 no.3
• /
• pp.95-102
• /
• 2009

An architectural space can be considered a life form that interconnects a number of architectural elements such as the humans who live in it. It is difficult to understand and evaluate the complexity of the interrelation between each element, but there have been various attempts to understand and evaluate this architectural space. The Space Syntax that emerged in 1980s has been studied and used more frequently than other methods. Space Syntax is the space analysis tool that analyzes the physical structure of space and represents it as a graph. Space syntax enables its various applications in space analysis by quantifying each spatial property of a whole structure, analyzing it systemically and objectively based on mathematical logic, and representing the results as a quantitative value. Integration of Space Syntax, a widely used index, reflects human behavior in spatial configuration. Meanwhile, there have been various studies in the field of architectural environmental psychology about the relationships between space and human behavior by applying behavioral science to architectural plan. One of the most widely used one is spatial behavior simulation which uses models and simulates the behavioral characteristics to anticipate practical situations and investigate the behavior related spatial problems. In this study, which focuses on the accessibility of the space syntax model, the usefulness of space will be analyzed through the simulation of human behavior that moves through each space. Furthermore, the validity of index will be verified by displaying several examples and compared with integration in space syntax, which represents the usefulness of space.