• Title/Summary/Keyword: Analog switch

Search Result 89, Processing Time 0.022 seconds

A Low Power Analog CMOS Vision Chip for Edge Detection Using Electronic Switches

  • Kim, Jung-Hwan;Kong, Jae-Sung;Suh, Sung-Ho;Lee, Min-Ho;Shin, Jang-Kyoo;Park, Hong-Bae;Choi, Chang-Auck
    • ETRI Journal
    • /
    • v.27 no.5
    • /
    • pp.539-544
    • /
    • 2005
  • An analog CMOS vision chip for edge detection with power consumption below 20mW was designed by adopting electronic switches. An electronic switch separates the edge detection circuit into two parts; one is a logarithmic compression photocircuit, the other is a signal processing circuit for edge detection. The electronic switch controls the connection between the two circuits. When the electronic switch is OFF, it can intercept the current flow through the signal processing circuit and restrict the magnitude of the current flow below several hundred nA. The estimated power consumption of the chip, with $128{\times}128$ pixels, was below 20mW. The vision chip was designed using $0.25{\mu}m$ 1-poly 5-metal standard full custom CMOS process technology.

  • PDF

A Highly-Integrated Analog Front-End IC for Medical Ultrasound Imaging Systems (초음파 의료 영상시스템용 고집적 아날로그 Front-End 집적 회로)

  • Banuaji, Aditya;Cha, Hyouk-Kyu
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.50 no.12
    • /
    • pp.49-55
    • /
    • 2013
  • A high-voltage highly-integrated analog front-end (AFE) IC for medical ultrasound imaging applications is implemented using standard 0.18-${\mu}m$ CMOS process. The proposed AFE IC is composed of a high-voltage (HV) pulser utilizing stacked transistors generating up to 15 Vp-p pulses at 2.6 MHz, a low-voltage low-noise transimpedance preamplifier, and a HV switch for isolation between the transmit and receive parts. The designed IC consumes less than $0.15mm^2$ of core area, making it feasible to be applied for multi-array medical ultrasound imaging systems, including portable handheld applications.

λ/64-spaced compact ESPAR antenna via analog RF switches for a single RF chain MIMO system

  • Lee, Jung-Nam;Lee, Yong-Ho;Lee, Kwang-Chun;Kim, Tae Joong
    • ETRI Journal
    • /
    • v.41 no.4
    • /
    • pp.536-548
    • /
    • 2019
  • In this study, an electronically steerable parasitic array radiator (ESPAR) antenna via analog radio frequency (RF) switches for a single RF chain MIMO system is presented. The proposed antenna elements are spaced at ${\lambda}/64$, and the antenna size is miniaturized via a dielectric radome. The optimum reactance load value is calculated via the beamforming load search algorithm. A switch simplifies the design and implementation of the reactance loads and does not require additional complex antenna matching circuits. The measured impedance bandwidth of the proposed ESPAR antenna is 1,500 MHz (1.75 GHz-3.25 GHz). The proposed antenna exhibits a beam pattern that is reconfigurable at 2.48 GHz due to changes in the reactance value, and the measured peak antenna gain is 4.8 dBi. The reception performance is measured by using a $4{\times}4$ BPSK signal. The measured average SNR is 17 dB when using the proposed ESPAR antenna as a transmitter, and the average SNR is 16.7 dB when using a four-conventional monopole antenna.

A Study on the Microcontroller Input Port Reduction of IoT Equipments with Mixed Digital and Analog Inputs (디지털과 아날로그 입력이 혼용된 IoT 기기의 마이크로컨트롤러 입력포트 절감에 관한 연구)

  • Lee, Hyun-Chang
    • Journal of Convergence for Information Technology
    • /
    • v.9 no.9
    • /
    • pp.38-43
    • /
    • 2019
  • In this paper, a method of inputting one analog input and two digital switch inputs by using one analog port of microcontroller embedded in IoT device was proposed. In this method, the upper limit and the lower limit of the input voltage range of the analog input port are determined, and the analog input voltage is input to this interval. The digital switches are configured to exceed the boundaries of the upper and lower limits, respectively. To verify the performance of the proposed method, an experimental circuit was constructed and tested using a microcontroller. As a result, all three inputs can be sensed using a single analog port, thus confirming that the three required input ports are reduced to one input port, ie, 33%.

Low Power-loss Current Measurement Technique Using Resistive Sensor and Bypass Switch (바이패스 스위치와 저항센서를 이용한 저손실 전류 측정방법)

  • Lee, Hwa-Seok;Thayalan, I. Daniel Thena;Park, Joung-Hu
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.17 no.5
    • /
    • pp.416-422
    • /
    • 2012
  • This paper proposes a low power-loss current measurement using a resistor and bypass switch. Conventional current sensing method using a resistor has a disadvantage of power loss which degrades the efficiency of the entire systems. On the other hand, proposed measurement technique operating with bypass-switch connected in parallel with sensing resistor can reduce power loss significantly the current sensor. The propose measurement works for discrete-time sampling of current sensing. Even while the analog-digital conversion does not occur at the controller, the sensing voltage across the sensor still causes ohmic conduction loss without information delivery. Hence, the bypass switch bypasses the sensing current with a small amount of power loss. In this paper, a 90[W] prototype hardware has been implemented for photovoltaic MPPT experimental verification of the proposed low power-loss current measurement technique. From the results, it can be seen that PV power observation is successfully done with the proposed method.

A Class-D Amplifier for a Digital Hearing Aid with 0.015% Total Harmonic Distortion Plus Noise

  • Lee, Dongjun;Noh, Jinho;Lee, Jisoo;Choi, Yongjae;Yoo, Changsik
    • ETRI Journal
    • /
    • v.35 no.5
    • /
    • pp.819-826
    • /
    • 2013
  • A class-D audio amplifier for a digital hearing aid is described. The class-D amplifier operates with a pulse-code modulated (PCM) digital input and consists of an interpolation filter, a digital sigma-delta modulator (SDM), and an analog SDM, along with an H-bridge power switch. The noise of the power switch is suppressed by feeding it back to the input of the analog SDM. The interpolation filter removes the unwanted image tones of the PCM input, improving the linearity and power efficiency. The class-D amplifier is implemented in a 0.13-${\mu}m$ CMOS process. The maximum output power delivered to the receiver (speaker) is 1.19 mW. The measured total harmonic distortion plus noise is 0.015%, and the dynamic range is 86.0 dB. The class-D amplifier consumes 304 ${\mu}W$ from a 1.2-V power supply.

A 3 V 12b 100 MS/s CMOS D/A Converter for High-Speed Communication Systems

  • Kim, Min-Jung;Bae, Hyuen-Hee;Yoon, Jin-Sik;Lee, Seung-Hoon
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.3 no.4
    • /
    • pp.211-216
    • /
    • 2003
  • This work describes a 3 V 12b 100 MS/s CMOS digital-to-analog converter (DAC) for high-speed communication system applications. The proposed DAC is composed of a unit current-cell matrix for 8 MSBs and a binary-weighted array for 4 LSBs, trading-off linearity, power consumption, chip area, and glitch energy with this process. The low-glitch switch driving circuits are employed to improve linearity and dynamic performance. Current sources of the DAC are laid out separately from the current-cell switch matrix core block to reduce transient noise coupling. The prototype DAC is implemented in a 0.35 um n-well single-poly quad-metal CMOS technology and the measured DNL and INL are within ${\pm}0.75$ LSB and ${\pm}1.73$ LSB at 12b, respectively. The spurious-free dynamic range (SFDR) is 64 dB at 100 MS/s with a 10 MHz input sinewave. The DAC dissipates 91 mW at 3 V and occupies the active die area of $2.2{\;}mm{\;}{\times}{\;}2.0{\;}mm$

A 0.13 ${\mu}m$ CMOS UWB RF Transmitter with an On-Chip T/R Switch

  • Kim, Chang-Wan;Duong, Quoc-Hoang;Lee, Seung-Sik;Lee, Sang-Gug
    • ETRI Journal
    • /
    • v.30 no.4
    • /
    • pp.526-534
    • /
    • 2008
  • This paper presents a fully integrated 0.13 ${\mu}m$ CMOS MB-OFDM UWB transmitter chain (mode 1). The proposed transmitter consists of a low-pass filter, a variable gain amplifier, a voltage-to-current converter, an I/Q up-mixer, a differential-to-single-ended converter, a driver amplifier, and a transmit/receive (T/R) switch. The proposed T/R switch shows an insertion loss of less than 1.5 dB and a Tx/Rx port isolation of more than 27 dB over a 3 GHz to 5 GHz frequency range. All RF/analog circuits have been designed to achieve high linearity and wide bandwidth. The proposed transmitter is implemented using IBM 0.13 ${\mu}m$ CMOS technology. The fabricated transmitter shows a -3 dB bandwidth of 550 MHz at each sub-band center frequency with gain flatness less than 1.5 dB. It also shows a power gain of 0.5 dB, a maximum output power level of 0 dBm, and output IP3 of +9.3 dBm. It consumes a total of 54 mA from a 1.5 V supply.

  • PDF

A Reconfigurable Analog Front-end Integrated Circuit for Medical Ultrasound Imaging Systems (초음파 의료 영상 시스템을 위한 재구성 가능한 아날로그 집적회로)

  • Cha, Hyouk-Kyu
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.51 no.12
    • /
    • pp.66-71
    • /
    • 2014
  • This paper presents an analog front-end integrated circuit (IC) for medical ultrasound imaging systems using standard $0.18-{\mu}m$ CMOS process. The proposed front-end circuit includes the transmit part which consists of 15-V high-voltage pulser operating at 2.6 MHz, and the receive part which consists of switch and a low-power low-noise preamplifier. Depending on the operation mode, the output driver in the transmit pulser can be reconfigured as the switch in the receive path and thus the area of the overall front-end IC is reduced by over 70% in comparison to previous work. The designed single-channel front-end prototype consumes less than $0.045mm^2$ of core area and can be utilized as a key building block in highly-integrated multi-array ultrasound medical imaging systems.

The Study on the digital conversion present situation and consideration regarding an issue of analogue cable broadcast (아날로그 케이블 방송의 디지털 전환 현황과 쟁점에 관한 고찰)

  • Kim, Hee-Kyung;Kim, Dug-Mo
    • Journal of Digital Convergence
    • /
    • v.11 no.6
    • /
    • pp.1-9
    • /
    • 2013
  • The digital signal is terminated on Dec.31, 2012. But most of the analog cable subscribers are faced with the difficult reception of the digital because the government has defined the terrestrial broadcast as digital transition obligation operators. It is estimated that half analog of the total pay-TV subscriber that is approximately 10million households that are directly receiving terrestrial signal must hold the digital TV or DtoA convertor to transit digital. But cable system subscriber should buy Set-top box that are expensive and pay the expensive rates. The cast of analog cable subscribers has been classified as a group that can cause the most damage after digital switch. This study investigate the problem, and cause, solution of the analog cable subscribers that are placed in the blind spots of the digital switch.