

A 3 V 12b 100 MS/s CMOS D/A Converter for High-Speed Communication Systems

Min-Jung Kim, Hyuen-Hee Bae, Jin-Sik Yoon, and Seung-Hoon Lee

Abstract— This work describes a 3 V 12b 100 MS/s CMOS digital-to-analog converter (DAC) for high-speed communication system applications. The proposed DAC is composed of a unit current-cell matrix for 8 MSBs and a binary-weighted array for 4 LSBs, trading-off linearity, power consumption, chip area, and glitch energy with this process. The low-glitch switch driving circuits are employed to improve linearity and dynamic performance. Current sources of the DAC are laid out separately from the current-cell switch matrix core block to reduce transient noise coupling. The prototype DAC is implemented in a 0.35 μm n-well single-poly quad-metal CMOS technology and the measured DNL and INL are within ± 0.75 LSB and ± 1.73 LSB at 12b, respectively. The spurious-free dynamic range (SFDR) is 64 dB at 100 MS/s with a 10 MHz input sinewave. The DAC dissipates 91 mW at 3 V and occupies the active die area of 2.2 mm x 2.0 mm

Index Terms— binary-weighted array, current-cell matrix, current-steering, digital-to-analog converter

I. INTRODUCTION

Recently developed high-performance communication and image processing systems have requested both analog and digital circuits implemented on the same single chip, resulting in the concept of the so-called

System-on-a-Chip. Data converters integrated in the interface of such mixed-mode systems have played more and more important roles with improved system performance. Particularly, on-chip high-speed high-resolution digital-to-analog converters (DACs) based on the same CMOS process as digital circuits are essential for system applications such as very high-data rate digital subscriber line (VDSL), direct digital synthesis (DDS), wireless local area network (WLAN), quadrature modulation (QAM), direct intermediate frequency (IF), and global system for mobile telecommunication (GSM), simultaneously to achieve low power, small chip area, and high speed performance. Conventional high-speed high-resolution CMOS DACs have employed a current-steering architecture with advantages of speed and linearity, while some performances have been degraded due to process variations, current-source mismatch, and high glitch energy at outputs[1]-[5].

The proposed DAC in this work consists of a unit current-cell matrix for 8 MSBs and a binary-weighted array for 4 LSBs to obtain high linearity at 12b level. In the unit current-cell matrix, a random switching scheme for 255 current cells is adopted to improve integral nonlinearity (INL), which can be degraded by the symmetrical error and the two-dimensional graded error of the DAC. The delay time difference of digital signals is minimized with the intermediate latches placed in front of the related decoders. The proposed switch driving circuit for digital input synchronization reduces the glitch energy at the outputs of the DAC. The current sources of the DAC are laid out separately from the current-cell switch matrix to minimize the noise coupling by current switches. Dummy cells are added around the current source block to reduce current mismatch.

The architecture of the proposed 12b 100 MHz current-mode DAC and the switching scheme of 255

Manuscript received October 30, 2003; revised November 20, 2003.

Min-Jung Kim, Hyuen-Hee Bae, and Seung-Hoon Lee are with Dept. of Electronic Engineering, Sogang University, Seoul, Korea
Jin-Sik Yoon is with TLI Inc., Seoul, Korea

current cells for 8 MSBs are discussed in Section II. Section III describes the current cells and the switch driving circuits of the DAC for the improved dynamic performance. The measurement results of the prototype DAC implemented in a 0.35 μm CMOS are summarized in Section IV.

II. PROPOSED DAC ARCHITECTURE

Conventional current-steering DACs are classified into two groups of a binary-weighted array and a unit current-cell matrix. The binary-weighted array architecture based on binary-weighted current cells requires a relatively small active die area with a small number of transistors, operates at high speed, and doesn't need the separate decoders driving current cells. However, the architecture is very sensitive to process variations and tends to show high glitch energy at major code transitions. On the other hand, the unit current-cell matrix based DACs offer lower glitch energy and better monotonicity by minimizing the number of switched current cells at code transitions. The unit current cells in the matrix show less mismatch effects since the cells are turned on and off sequentially. The DAC linearity can be improved much more depending on the switching method of the current cells in the matrix. But, the unit current-cell matrix based DACs tend to be complicated and slow with more power and larger chip area due to the required additional decoders and latches. As results, most of the high-performance DACs use both architectures of the binary-weighted array and the unit current-cell matrix together, optimizing linearity,

operating speed, die area, and power dissipation as required [1]-[5]. Fig. 1 summarizes the differences of the two DAC architectures.

The proposed 12b 100 MS/s CMOS DAC is based on the segmented architecture as shown in Fig. 2. The DAC is composed of the unit current-cell matrix for 8 MSBs and the binary-weighted array for 4 LSBs, considering speed, power, area, linearity and glitch energy at 12b resolution.

The digital latches in the DAC inputs and the intermediate latches in each unit current cell of the matrix remove the delay time difference of digital signals on different paths. Switching sequence of the unit current cells in the matrix for 8 MSBs is illustrated in Fig. 3. The symmetrical and two-dimensional graded errors of the DAC are minimized by alternately turning




Fig. 2. Proposed 12b 100 MS/s DAC.




Fig. 1. Comparison of unit current-cell matrix and binary-weighted array architectures.

16	254	250	246	242	241	245	249	253	223	219	215	211	212	216	220	224	14
12	190	186	182	178	177	181	185	189	159	155	151	147	148	152	156	160	10
8	126	122	118	114	113	117	121	125	95	91	87	83	84	88	92	96	6
4	62	58	54	50	49	53	57	61	31	27	23	19	20	24	28	32	2
3	46	42	38	34	33	37	41	45	15	11	7	3	4	8	12	16	1
7	110	106	102	98	97	101	105	109	79	75	71	67	68	72	76	80	5
11	174	170	166	162	161	165	169	173	143	139	135	131	132	136	140	144	9
15	238	234	230	226	225	229	233	237	207	203	199	195	196	200	204	208	13
13	206	202	198	194	193	197	201	205	239	235	231	227	228	232	236	240	15
9	142	138	134	130	129	133	137	141	175	171	167	163	164	168	172	176	11
5	78	74	70	66	65	69	73	77	111	107	103	99	100	104	108	112	7
1	14	10	6	2	1	5	9	13	47	43	39	35	36	40	44	48	3
2	30	26	22	18	17	21	25	29	63	59	55	51	52	56	60	64	4
6	94	90	86	82	81	85	89	93	127	123	119	115	116	120	124	128	8
10	158	154	150	146	145	149	153	157	191	187	183	179	180	184	188	192	12
14	222	218	214	210	209	213	217	221	255	251	247	243	244	248	252		16

Fig. 3. Switching sequence of the unit current cells in the matrix for 8 MSBs.

on the current cells located in the diagonally symmetrical positions.

This kind of switching scheme typically needs complicated decoding circuits for actual implementation. However, the proposed DAC reduces its design complexity so that the decoder outputs can be matched to the sequence of current cells to be turned on [6]-[7]. On the other hand, temperature- and supply-insensitive CMOS current and voltage references are integrated on chip and the resistor mismatch of about $\pm 30\%$ can be calibrated with a single external resistor to obtain a required reference cell current [8].

III. CIRCUIT DESIGN

The static linearity performance of current-steering DACs is limited by the current variation of each current cell depending on the output voltages of the DACs. In the proposed DAC, a conventional cascode structure for the unit current cells is employed to minimize the current variation as shown in Fig. 4. The channel length of the cascoded transistors needs to be optimized for the required sampling speed of 100 MHz at 12b resolution.

The output impedance at the output node, OUT, of Fig. 4 needs to satisfy the following formula considering the resolution and the load impedance of the DAC [5].

$$INL = \frac{I_{unit} R_L^2 N^2}{4 Z_{imp}} \quad (1)$$




Fig. 4. Unit current cell of the proposed DAC.

(I_{unit} : 1 LSB current, N : total number of unit cell currents, R_L : load resistance, Z_{imp} : output impedance at node, OUT)

Equation (1) shows that the impedance at the output node, OUT, should be high enough to improve the INL of the DAC. However, the excessively long channel length to obtain the required high impedance can let the cascoded transistors operating in the triode region. With this specific CMOS process, the W/L of the transistors MPS1 and MPS2 in Fig. 4 is designed to be $32 \mu m / 2 \mu m$ so that the transistors can be operated in the saturation region with enough margin at a 3 V supply.

On the other hand, the dynamic performance of current-steering DACs is mainly limited by the final settling time and the glitch energy of analog output signals generated by the current cells. The glitch energy is caused by various factors such as the current variation by the output voltage variation of the current sources during conversion operation, the feedthrough voltages of clocks and digital signals through the parasitic capacitances of the current




Fig. 5. Proposed switch driving circuit.




Fig. 6. Simulation result of the switch driving circuit.

steering switches, and the imperfect synchronization of the signals driving the current cell switches. The proposed DAC employs extra digital latches just before the unit current cells to synchronize the digital inputs as well as the cascoded current sources to minimize the current variation effect. In addition, the switch driving circuit as proposed in Fig. 5 reduces the glitch of analog output signals by the clock feedthrough voltages.

The switch driving circuit synchronizes the digital input signals of DIN and \overline{DIN} and produces $DOUT$ and \overline{DOUT} crossing each other at a voltage close to VSS . Since the two digital outputs $DOUT$ and \overline{DOUT} directly drive the current-steering switches of each current cell, the switches are not turned off simultaneously, and instead, are turned on simultaneously for a short time, which maintains the output voltages of the current sources relatively constant without abrupt changes. The inverters in the outputs of the switch driving circuit intrinsically minimize the clock feed-through voltages. The simulated outputs of the proposed switch driving circuit are illustrated in Fig. 6, where the intersection point of two output signals $D0$ and $\overline{D0}$ is set to be approximately 0.3 V at a 3 V power supply to suppress the glitch energy effectively.

IV. PROTOTYPE DAC IMPLEMENTATION AND MEASUREMENTS

Current-cell mismatch is one of the major error sources to limit the static and dynamic performances of




Fig. 7. Die photo of the prototype DAC.

current-mode DACs. As results, the current sources of the proposed DAC are laid out spatially separately from the current-switch matrix to minimize the inevitable mismatch between current sources by decreasing the ratio of the current sources to the total chip area. The current sources are surrounded with the guard rings composed of n-well and substrate layers to improve the dynamic performance by protecting the switching noise from the substrate.

The proposed DAC achieves the static linearity and the dynamic performance of 12b level with a 100 MHz clock by separating power supplies for analog and digital functional circuit blocks to reduce noise coupling, by isolating digital circuit blocks from sensitive analog circuit blocks with n-well and substrate layers, by employing multiple pads for power supplies to decrease the effect of parasitic bonding-wire inductances, and by placing dummy cells to minimize the mismatch around the current sources. The die photo of the prototype DAC is shown in Fig. 7. The prototype DAC was fabricated in a $0.35\text{ }\mu\text{m}$ single-poly quad-metal n-well CMOS process and occupies the active die area of $2.2\text{ mm} \times 2.0\text{ mm}$.

The DAC was measured at a 3 V supply and the maximum output current to the $50\text{ }\Omega$ termination resistor is 20 mA to obtain the maximum single-ended analog output voltage of 1 Vpp . As shown in Fig. 8, the measured DNL and INL of the prototype DAC are within $\pm 0.75\text{ LSB}$ and $\pm 1.73\text{ LSB}$, respectively.




Fig. 8. Static characteristics of the prototype DAC: (a) DNL, (b) INL.

Fig. 9 shows the output spectrum of the DAC with a 10 MHz input signal at the sampling frequency of 100 MHz. The measured spurious-free dynamic range (SFDR) is 64 dB. The dynamic performance is differentially measured with a commercially available transformer connected to the DAC outputs, which




Fig. 9. Output spectrum of the prototype DAC.




Fig. 10. Measured SFDR.

Table I. Measured performance of the prototype DAC.

Resolution	12 bits
Update Rate	100 MS/s
DNL / INL	$\pm 0.75 / \pm 1.73$ LSB
SFDR (10MHz @ 100MS/s)	64 dB
Voltage Supply	3.0 V
Power Consumption	91 mW
Chip Area	2.2mm \times 2.0mm
Process	0.35 μ m n-well 1 poly 4 metal CMOS

reduces common-mode noise and even-order harmonic distortion components.

Fig. 10 shows the measured SFDR of the prototype DAC with different input signal frequencies at 100 MS/s. The measured performance of the proposed 12b 100 MS/s DAC is summarized in Table I.

V. CONCLUSION

In this paper, a 3 V 12b 100 MS/s CMOS DAC for high-speed communication system applications is proposed. The AC employs the switch driving circuit and a variety of layout techniques simultaneously to improve the static and dynamic performances. The prototype DAC is fabricated in 0.35 μ m single-poly quad-metal n-well CMOS process. The measured DAC consumes 66 mW in the analog circuit blocks including the on-chip current reference and 25 mW in the digital circuit blocks, resulting in the total power consumption of 91 mW with a 3 V supply at 100 MS/s. The measured DNL and INL are within ± 0.75 LSB and ± 1.73 LSB, respectively, and the measured SFDR is 64 dB for a 10 MHz input signal at 100 MS/s.


ACKNOWLEDGMENT

This work was partly supported by Hynix Semiconductor, the Institute for Applied Science & Technology of Sogang University, the IDEC of KAIST, and the ITRC of Yonsei University in Korea.

REFERENCES


- [1] J. Bastos, A. Marques, M. Steyaert, and W. Sansen, "A 12-bit intrinsic accuracy high-speed CMOS DAC," *IEEE J. Solid-State Circuits*, vol. 33, no. 12, pp. 1959-1969, Dec. 1998.
- [2] J. Vandenbussche, G. Plas, A. Bosch, W. Daems, G. Gielen, M. Steyaert, and W. Sansen, "A 14b 150 MSample/s update rate Q2 random walk CMOS

- DAC," in *ISSCC Dig. Tech. Papers*, Feb. 1999, pp. 146-147.
- [3] A. R. Bugeja, B. S. Song, P. L. Rakers, and S. F. Gillig, "A 14b 100 MSample/s CMOS DAC designed for spectral performance," in *ISSCC Dig. Tech. Papers*, Feb. 1999, pp. 148-149.
- [4] A. Van den Bosch, M. Borremans, M. steyaert, W. Sansen, "A 12b 500 MSample/s Current-Steering CMOS DAC," in *ISSCC Dig. Tech. Papers*, Feb. 2001, pp.366-367.
- [5] A. Van den Bosch, M. Borremans, M. steyaert, W. Sansen, "A 10b 1 GSAMPLE/s Nyquist Current-Steering CMOS DAC," *IEEE J. Solid-State Circuits*, vol. 36, no. 3, pp. 315-324, Mar. 2001.
- [6] J. Park, S. C. Lee, J. S. Yoon, and S. H. Lee, "A 3V 10b 100 MS/s digital-to-analog converter for cable modem applications," *IEEE Trans. on Consumer Electronics*, vol. 46, no. 4, pp. 1043-1047, Nov. 2000.
- [7] C. Lin and K. Bult, "A 10b 500 MSample/s CMOS DAC in 0.6mm²," *IEEE J. Solid-State Circuits*, vol. 33, no. 12, pp. 1948-1958, Dec. 1998.
- [8] S. H. Lee and Y. Jee, "A temperature and supply-voltage insensitive CMOS current reference," *IEICE Trans. on Electronics*, vol. E82-C, no. 8, pp.1562-1566, Aug. 1999.




and the CMOS Image Sensor System.


Min-Jung Kim received the B.S. and M.S. degrees in Electronic Engineering from Sogang University, Seoul, Korea, in 1995 and 1997, where she is currently pursuing the Ph.D. degree in the area of integrated circuits for mobile communications. Her current interest is the high-speed and high-resolution ADC, DAC,



Hyuen-Hee Bae received the B.S. degree in Electronic Engineering from Sogang University, Seoul, Korea, in 2002. He has been in the M. S. program at the same university since 2002. His research interests are the design and test of mixed mode circuits and high-speed high-resolution CMOS data converters.



Jin-Sik Yoon received the B.S. and M.S. degrees in Electronic Engineering from Sogang University, Seoul, Korea, in 2000 and 2002, respectively. Since February 2002, he has been with Technology Leaders & Innovators Inc. His research interests are in the design of high-speed high-resolution CMOS data converters and analog/mixed-mode integrated circuits.



Seung-Hoon Lee received the B.S. and M.S. degrees in Electronic Engineering from Seoul National University, Korea, in 1984 with honors and in 1986, respectively, and the Ph.D. degree in Electrical and Computer Engineering from the University of Illinois, Urbana-Champaign, in 1991. From 1990 to 1993, he was with Analog Devices Semiconductor, Willington, MA, as a Senior Design Engineer. Since 1993, he has been with the Department of Electronics Engineering, Sogang University, Seoul, Korea, where he is now a professor. Since 2002, he has been a TPC member of IEEE Symposium on VLSI Circuits. His current interest is in the design and testing of high-resolution video-speed CMOS data converters, CMOS communication circuits, and mixed-mode integrated systems.