• Proceedings of the IEEK Conference
• /
• 2008.06a
• /
• pp.577-578
• /
• 2008

This paper proposes new analog ZQ calibration scheme. Proposed analog ZQ calibration scheme is for minimizing the reflection which degrade the signal integrity. And this scheme is for minimizing CIO capacitance. It is simulated under 1.5v supply voltage and samsung 0.18um process. Power consumption of proposed analog ZQ calibration circuit was improved by 32%. Under all skew, temperature from $30^{\circ}C$ to $90^{\circ}C$ and Monte carlo simulation, quantization error of RZQ(=$240{\Omega}$) is less han 1.07%.

• Proceedings of the IEEK Conference
• /
• 2006.06a
• /
• pp.655-656
• /
• 2006

A parallel analog Viterbi decoder which decodes PR (1,2,2,1) signal of optical disc has been fabricated into chip. The proposed parallel analog Viterbi decoder implements the functions of the conventional digital Viterbi decoder utilizing the analog parallel processing circuits. In this paper, the analog parallel Viterbi decoding technology is applied for the PR signal. The benefit of analog processing is the low power consumption and the less silicon consumption. The test results of the fabricated chip are reported in this paper.

• ETRI Journal
• /
• v.44 no.5
• /
• pp.837-848
• /
• 2022

Analog circuit design is comparatively more complex than its digital counterpart due to its nonlinearity and low level of abstraction. This study proposes a novel low-level hybrid of the sine-cosine algorithm (SCA) and modified grey-wolf optimization (mGWO) algorithm for machine learning-based design automation of CMOS analog circuits using an all-CMOS voltage reference circuit in 40-nm standard process. The optimization algorithm's efficiency is further tested using classical functions, showing that it outperforms other competing algorithms. The objective of the optimization is to minimize the variation and power usage, while satisfying all the design limitations. Through the interchange of scripts for information exchange between two environments, the SCA-mGWO algorithm is implemented and simultaneously simulated. The results show the robustness of analog circuit design generated using the SCA-mGWO algorithm, over various corners, resulting in a percentage variation of 0.85%. Monte Carlo analysis is also performed on the presented analog circuit for output voltage and percentage variation resulting in significantly low mean and standard deviation.

• ETRI Journal
• /
• v.26 no.6
• /
• pp.560-564
• /
• 2004

An analog front-end circuit for ISO/IEC 14443-compatible radio frequency identification (RFID) interrogators was designed and fabricated by using a $0.25{\mu}m$ double-poly CMOS process. The fabricated chip was operated using a 3.3 Volt single-voltage supply. The results of this work could be provided as reusable IPs in the form of hard or firm IPs for designing single-chip ISO/IEC 14443-compatible RFID interrogators.

• Proceedings of the KIPE Conference
• /
• 2008.06a
• /
• pp.541-543
• /
• 2008

현재 폭넓은 시장을 형성하고 있는 LED는 전 세계적으로 이슈화 되고 있는 친환경 조명기기로 각광받고 있으며, 향후 조명 산업의 50% 이상 시장 점유율을 차지할 것으로 예상된다. 본 논문에서는 Analog Dimming을 이용하여 Single-stage LED 구동 회로를 제안한다. 제안된 회로는 기존 방식과 달리 DC/DC단이 없으므로 가격 경쟁력 및 높은 전력 변환 효율을 확보할 수 있고, 고조파 규제 만족을 위한 역률 보정 기능이 있으며 휘도를 선형적으로 제어할 수 있는 Analog Dimming 기능을 가지고 있다. 최종적으로 제안된 Single-stage LED 구동 회로의 동작 및 Analog Dimming 제어 기법을 소개하고, 시뮬레이션 및 40W급 시작품을 제작, 동작 실험을 통하여 그 타당성을 검증한다.

• Nuclear Engineering and Technology
• /
• v.53 no.7
• /
• pp.2237-2250
• /
• 2021

The analog-based Ex-core Neutron Flux Monitoring System (ENFMS) in Korean Nuclear Power Plants (NPPs) has been performing its intended functions successfully for a long time. On the other hand, the primary concern with the extended use of analog systems is the aging effect, such as mechanical failures, environmental degradation, and obsolescence. The transition to a digital-based Man-Machine Interface Systems (MMIS) in Korea and other countries has been accelerating, but some systems are still analog-based IC systems, such as the ENFMS in APR1400 NPPs. Digitalized ENFMS can become a reality using computers and microprocessors owing to the progress in digital electronics and information technology. This paper presents the result of the first phase of the research on the digitalization of the ENFMS signal processing electronics for NPPs operated or produced in Korea. It has two main parts: (1) review engineering bases of ex-core neutron flux monitoring system, including nuclear engineering, instrumentation techniques, and analog and digital signal processing techniques, and (2) analysis of analog signal processing electronics of ENFMS for OPR1000 and APR1400 power plants. They are prerequisite to the second phase of the research which is the detailed implementation of the digitalization.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.1 no.3
• /
• pp.193-196
• /
• 2001

For wide locking range, an analog delay locked loop (DLL) was designed with the selective phase inversion scheme and the variable number of delay elements. The number of delay elements was determined adaptively depending on the clock cycle time. During the analog fine locking stage, a self-initializing 3-state phase detector was used to avoid the initial state problem associated with the conventional 3-state phase detector. With these schemes, the locking range of analog DLL was increased by four times compared to the conventional scheme according to the simulation results.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.9 no.2
• /
• pp.85-90
• /
• 2009

This paper presents a single supply PLC SoC ASIC with a built-in analog Front-end circuit. To achieve the low power consumption along with low cost, this PLC SoC employs fully CMOS Analog Front End (AFE) and several LDO regulators (LDOs) to provide the internal power for Logic Core, DAC and Input/output Pad driver. The receiver part of the AFE consists of Pre-amplifier, Gain Amplifier and 1 bit Comparator. The transmitter part of the AFE consists of 10 bit Digital Analog Converter and Line Driver. This SoC is implemented with 0.18 ${\mu}m$ 1 Poly 5 Metal CMOS Process. The single supply voltage is 3.3 V and the internal powers are provided using LDOs. The total power consumption is below 30 mA at stand-by mode to meet the Eco-Design requirement. The die size is 3.2 $\times$ 2.8 $mm^{2}$.

• ETRI Journal
• /
• v.29 no.4
• /
• pp.463-469
• /
• 2007

A phase-locked loop (PLL) is described which is operable from 0.4 GHz to 1.2 GHz. The PLL has basically the same architecture as the conventional analog PLL except the locking information is stored as digital code. An analog-to-digital converter is embedded in the PLL, converting the analog loop filter output to digital code. Because the locking information is stored as digital code, the PLL can be turned off during power-down mode while avoiding long wake-up time. The PLL implemented in a 0.18 ${\mu}m$ CMOS process occupies 0.35 $mm^2$ active area. From a 1.8 V supply, it consumes 59 mW and 984 ${\mu}W$ during the normal and power-down modes, respectively. The measured rms jitter of the output clock is 16.8 ps at 1.2 GHz.

• Journal of the Institute of Electronics Engineers of Korea SP
• /
• v.47 no.6
• /
• pp.28-38
• /
• 2010

In order to remove the noise contained in recorded analog video, it is important to recognize the real characteristics and strength of the noise. This paper presents an efficient training-based noise reduction method for recorded analog video after analyzing the noise characteristics of analog video captured in a real broadcasting system. First we show that there is non-negligible noise correlation in recorded analog video and describe the limitations of the traditional noise estimation and reduction methods based on additive white Gaussian noise (AWGN) model. In addition, we show that auto-regressive (AR) model considering noise correlation can be successfully utilized to estimate and synthesize the noise contained in the recorded analog video, and the estimated AR parameters are utilized in the training-based noise reduction scheme to reduce the video noise. Experiment results show that the proposed method can be efficiently applied for noise reduction of recorded analog video with non-negligible noise correlation.