Full CMOS Single Supply PLC SoC ASIC with Integrated Analog Front-End |
Nam, Chul
(Dept. of Electronics Engineering, Konkuk University)
Pu, Young-Gun (Dept. of Electronics Engineering, Konkuk University) Kim, Sang-Woo (Dept. of Electronics Engineering, Konkuk University) Lee, Kang-Yoon (Dept. of Electronics Engineering, Konkuk University) |
1 | http://www.planetsys.co.kr |
2 | http://www.ds2.es/products/chipset.aspx |
3 | Chester Simpson, "Linear and Switching Voltage Regulator Fundamentals", National semiconductor |
4 | J. Bausch, T. Kistner, M. Babic, and K. Dostert, "Characteristics of Indoor Power line channels in the frequency Range 50-500 kHz" IEEE Proc. Power Line Communications and Its Applications, pp. 86-91, Oct. 2006 DOI |
5 | Y Kim, S.W. Lee, S.S Choi, M. Y Oh, and H.S Park, "Requirement of analog front end ASIC for power line communication modem of Korean industrial standards", ITC-CSS 2008, pp. 1417-1420 |
6 | The Energy using Products (EuP) Directive, Version 3 May 2008 |
7 | ADCHIPS 32bit EISC Datasheet |
8 | F.-N. Pavlidou, A.J. Han Vinck, J. Yazdni, and B. Honary, "Power Line Communications: State of the Art and Future Trends", IEEE Communications Magazine, pp.34-40, April 2003 DOI ScienceOn |
9 | Behazad Razavi, "Design of Analog CMOS Integ-rated Circuits", McGraw-Hill International Edition, 291 |
10 | YoungGun Pu, and Kang-Yoon Lee, "A Design of Full CMOS single-Chip PHY IC for power line communication(PLC)Systems", ISOCC2006, pp. 83-86,Oct. 2006 |
11 | H. Farrokhi and R. J. Palmer, "The Designing of an Indoor Acoustic Ranging System Using the Audible Spread Spectrum LFM(CHIRP) Signal," Canadian Conf. of Electrical and Computer Engineering, pp. 2131-2134, May 2005 DOI |