• 한국정보디스플레이학회:학술대회논문집
• /
• 2007.08b
• /
• pp.1185-1188
• /
• 2007

The address discharge characteristics by the various scan-low and common-bias voltages are investigated based on measured address discharge time lags and $V_t$ close-curve analysis. The scan-low voltages are changed under the same voltage difference between the X and Y electrodes during an address period. As the voltage difference between the scan and address electrodes is increased during an address period, the address discharge time lag is shortened but the background luminance is increased. It is found that the improved address discharge characteristics is caused by the effect of the higher external applied voltage during an address period than the accumulated wall charges during a reset period and the high background luminance can be prevented by applying an address-bias voltage during a rising-ramp period and low reset voltage.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.17 no.10
• /
• pp.1120-1124
• /
• 2004

Recently, Plasma Display Panel(PDP) has been in the spotlight as one of the next generation flat-panel-display device. However, it has several drawbacks like the low contrast ratio and the low luminance. In this study, a new address waveform is suggested to improve the priming effect and contrast ratio at the address period in the Address Display period Separated(ADS) method. We modified waveform, instead of a conventional waveform, to an address period, for operating on the Plasma Display Panels, which used the conventional gas [He-Ne-Xe〕. When the ramp pulse is added to the address period at the sustain electrode, it is improved on the priming effect and contrast ratio.

• 한국정보디스플레이학회:학술대회논문집
• /
• 2008.10a
• /
• pp.412-415
• /
• 2008

It is known that the address discharge delay time during an address period strongly depends on the wall charge leakage. It was observed that the wall charge leakage during an address period is related to both the address width and the ambient temperature. Accordingly, the effects of address electrode width on the address discharge and wall voltage variation during an address period were examined under variable temperatures.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.18 no.2
• /
• pp.180-186
• /
• 2005

As a driving method of AC-PDP, Address-Display Separated(ADS) driving has been widely adopted for its simple architecture and low discharge failure rate. However, a high definition like a HDTV has defect of long addressing time by reason of a number of pixels. Priming effect isn't fully sustained because of long addressing time during the address period. Therefore, it has different wall charge and luminance of each addressing time in the sustain period. In this study, we suggest a new driving waveform on the address period to improve these defects. We applied a ramp waveform, instead of a square waveform, to an address period in ADS, for operating on the AC-PDP, which used the conventional gas [He-Ne-Xe]. When the ramp waveform is applied to the address period, we experimented for uniform wall charge and the improved luminance by sustained Priming effect at each addressing time in the sustain period.

• Proceedings of the KIEE Conference
• /
• 2005.07c
• /
• pp.2156-2159
• /
• 2005

ADS(Address Display Period Separation) driving method has been considered to be the most appropriate driving technique for AC PDP. ADS driving method is composed of reset, address, sustain and erase period. Therefore, a long time should be allocated to an address period, which results in a reduction of brightness. To realize a high luminance and high picture quality, it is necessary to high speed addressing. However, address discharge time lag increases as the temperature decreases, which can cause the misfiring and low picture quality In this paper, the electric field effect and priming particle effect are investigated in order to reduce the address discharge time lag at low temperature. Address discharge time lag was reduced effectively when the priming particles are provided.

• Proceedings of the KIEE Conference
• /
• 2008.10b
• /
• pp.460-461
• /
• 2008

A new AC-PDP driving method was proposed to reduce the address period. The overlapped scan method can reduce the address period. However, this method has a narrow address voltage margin compared with conventional scan method in this paper, Slope overlapped scan method is presented. The proposed new overlapped scan method allows wider address voltage margin than conventional overlapped scan method.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.58 no.6
• /
• pp.1151-1156
• /
• 2009

Unstable sustain discharges can occur at the bottom cells of the panel at high temperature. To solve this problem, the wall charge variation during an address period was investigated. A test panel of 7.5 inch XGA level was used and one green cell was measured. In order to realize operating condition equal to that of the bottom cells of 50 inch panel, the addressing stress pulses are applied. It seems that the resultant wall charge loss during address period increased with increase of stress time, temperature, pressure and Xe %. Wall charge loss increases with potential difference between scan electrode and address electrode, therefore wall charge loss can be minimized by the increase of scan voltage during address period.

• 한국정보디스플레이학회:학술대회논문집
• /
• 2005.07a
• /
• pp.631-634
• /
• 2005

We propose a new address-while-display (AWD) driving method to obtain a high contrast ratio and a wide driving margin which is composed of a short ramp reset period, a sustain period and an address period as the basic unit. The short ramp reset (SRR) pulse made it possible to assure the wide operating voltage margin and minimize the background luminance by redistributing the wall charges between address and scan electrode. As a result, a high dark room contrast ratio of 10000 to 1 could be obtained with a wide operating voltage margin of 40V for stable address.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.56 no.11
• /
• pp.2004-2009
• /
• 2007

A new high-speed drive method for the plasma display panel is proposed. In this method, the address period is inserted for the rest period of the sustain pulses and the priming pulse is applied on the entire panel at the same time overlapping with the sustain period. The ramp shaped priming pulse can be made with a simple drive circuit in this technology and the stable sustain discharge can be induced even by a narrow scan pulse in help of the space charge generated from the address discharge. From the experiments, it is ascertained that the priming pulse hardly influences the sustain discharge. Moreover, the voltage margin of the sustain discharge is almost constant though that of the address discharge broadens with narrowing the scan pulse width. And, if the time interval between the scan pulse and the sustain pulse is within $6{\mu}s$, the voltage margin of the address and the sustain discharges are unaffected though the applied position of the scan pulse is changed. High-speed driving with the address pulse of $0.7{\mu}s$ width was achieved and the address voltage margin of 20V and the sustain voltage margin of 10V were obtained.

• Journal of architectural history
• /
• v.27 no.3
• /
• pp.43-58
• /
• 2018

This paper aims at researching on the substantial characters of the memorial address, namely the mookseo-myeongs(墨書銘), written at the members of the wooden buildings in the late period of Goryeo Dynasty and the early period of JoseonDynasty. In this paper, I pursued to declare the systematic origins by the comparison the Buddhist buildings with the other buildings, on the focused the written patterns. Furthermore, I tried to examine the transitional trends in the late period of Joseon Dynasty. The results are as follow: First, it is supposed that the mookseo-myeongs of the Buddhist buildings were not used for the a memorial address for the ceremony of putting up the ridge beam, so to speak the sangryang-muns(上樑文), but the prayer address(發願文) to memorize the donations of the believers for the constructions. Second, it is supposed that 'the short sangryang-muns' were originated in the mookseo-myeongs of Buddhist buildings and the other ancient prayer address. In the late period of JoseonDynasty, those were established in the formal literary styles. Third, to the early period of JoseonDynasty, 'the long sangryang-muns' were partially used in the several royal palaces. In the late, those were widely used not only in the royal palaces but also in Buddhist buildings, but those literary patterns were rarely changed from the former types.