• Journal of the Korean Institute of Telematics and Electronics
• /
• v.20 no.4
• /
• pp.55-60
• /
• 1983

A new type of digital phase-locked loop (DPLL) that employs a multilevel quantified timing error detector (TED) is proposed and analyzed under the assumption of negligible quantizing effect and no noise. Since the timing error is quantized uniformly, the TED has a linear characteristic. From the linear characteristic of TED, a first order difference equation describing the behavior of the loop is derived. Using the system equation, the loop is analyzed mathematically for phase step and frequency step input. Desired locking condition for the loop to be locked and the lock range for the DPLL's to achieve exact locking independently of initial conditions are ob-tained. And these analyses are confirmed by timing error plane plots and computer simulation.

• Proceedings of the Acoustical Society of Korea Conference
• /
• spring
• /
• pp.327-330
• /
• 2002

디지털 워터 마킹은 일반적으로 지적 재산권의 보호를 위해서 컨텐츠 소유자가 자신의 컨텐츠에 저작권 정보를 나타내는 워터마크를 삽입하여 제 3자가 허가 없이 디지털 컨텐츠의 사용을 할 경우 불법적인 사용을 막아내는 데 사용된다. 본 논문에서는 워터마킹 기법의 새로운 적용 예로써 인터넷 또는 무선 환경을 통한 멀티미디어 데이터 전송 시 수신된 데이터의 품질을 사용자 측면에서 측정 할 수 있는 방안, 즉 디지털 워터마킹 기법의 새로운 적용 예에 대하여 고찰하였다. 제안하는 방법은 네트워크 상에서 발생하는 패킷 손실, 지연 등의 통계적 해석으로 수신 된 멀티미디어 데이터의 품질을 평가하는 척도로 사용하는 기존의 방법과는 달리 사용자 측면에서 눈으로 보이는 데이터의 일그러짐 정도나, 음질의 왜곡을 정량적인 측정치로 보여 줄 수 있음으로써, 오디오 데이터의 QoS(Quality of Service)를 보장하기 위한 수단이나 수신품질에 따른 차별화 된 과금 결정 등에 활용할 수 있을 것이다. 이를 위해 본 논문에서는 멀티미디어 데이터의 품질 측정을 위한 블라인드 워터마킹 기법을 적용하고 다양한 비트 에러율 (Bit Error Rate, BER)을 갖는 BSC(Binary Symmetric Channel)에 적용시켜 봄으로써 멀티미디어 데이터에 삽입된 워터마크 신호의 검출정도와 수신된 미디어 신호의 PSNR비가 선형적인 분포를 가지게 됨을 확인 할 수 있었다.

• Proceedings of the KIEE Conference
• /
• 2001.07d
• /
• pp.2505-2507
• /
• 2001

The RF signal is distorted since the cross-talk noise from adjacent tracks and ISI(Inter Symbol Interference) is also incresed as recording density is increased. These cross-talk noise and ISI are main reason of reading error for the embossed pits on the disc. In this study we suggest a new coding method, spaced modulation technique and a detection technique for the spaced modulation. We report the result shows detection performance is improved when we use the suggested spaced modulation code and the detection technique instead of conventional modulation code.

• Journal of Korea Game Society
• /
• v.21 no.6
• /
• pp.87-96
• /
• 2021

As the industry develops, the technology used for games is also being advanced. In particular, AI technology is used to game automation and intelligence. These game player patterns are widely used in online games such as player matchmaking, generation of friendly or hostile NPCs, and balancing of game worlds. This study proposes a model generation method for game players. For model generation, attributes such as hunting, collection, movement, combat, crisis management, production, and interaction were defined, and patterns were extracted and modeled using decision tree method. To evaluate the proposed method, we used the game log of a commercial game and confirmed the meaningful results.

• Proceedings of the Korea Information Processing Society Conference
• /
• 2010.04a
• /
• pp.369-372
• /
• 2010

평판 디스플레이(flat panel display)의 크기가 커짐에 따라 다양한 기판을 이용한 제조 방법이 개발되고 있다. 디스플레이 제조 공정 중 기판의 결함을 찾아서 분류하는 검사 시스템은 최종 제품의 품질을 결정하는 매우 중요한 부분이다. 본 연구는 머신비전 기술을 이용하여 불투명하고 반사율이 높은 기판 표면의 결함을 찾아내고, 이 결함을 스크래치(scratch), 흑결함(dark defect), 백결함(white defect)으로 분류하는 장치를 구현하는데 목적이 있다. 이를 구현하기 위해 본 논문에서는 정밀 스테이지(stage)와 라인 카메라(line CCD camera)을 이용한 광학계를 활용하여 검사 시스템을 구현하였다. 구축된 시스템을 이용하여 취득한 이미지를 12 개의 영역으로 등분하여 각각의 국부 영역에 대한 문턱값 연산(thresholding)을 적용함으로써 조명의 불균일을 의한 검출 에러율을 획기적으로 낮추었다. 간단한 컴퓨터비전 알고리듬의 채용으로도 검사 시스템의 구현이 가능함을 보였다.

• Proceedings of the Korea Information Processing Society Conference
• /
• 2009.04a
• /
• pp.1277-1280
• /
• 2009

본 논문은 ITU-T 권고안 J-38 부록 B에 명시된 전송방식의 분석 및 시뮬레이션을 토대로 성능을 분석 하였으며 FPGA 구현시 야기되는 문제점을 나타내고, 해결방안을 제시하였다. 구현상의 문제점으로는 크게 두 가지로 분류되는데, 첫째로 다양한 부호화 방식과 변조방식 그리고 심볼 단위 및 비트 단위의 처리로 인해 많은 클럭수를 요구하는데 본 논문에서는 읽기/쓰기 메모리를 이용하여 필요한 클럭수를 줄였다. 둘째로는 펑쳐링 부호화된 TCM 복호기에 펑처링 패턴에 정확한 동기를 얻지 못하면 프레임 동기 심볼인 UW(Unique sync-Word)를 획득하지 못하여 모든 데이터가 에러 처리되기 때문에 본 논문에서는 펑처링 패턴과 UW 심볼의 동기를 맞추는 알고리즘을 제시하였다. 이러한 알고리즘 분석 및 구현상의 문제점 해결을 토대로 본 논문에서는 ITU-T J38 annex B의 하향 스트림 채널 부호화 시스템을 VHDL 언어를 사용하여 FPGA 칩에 직접 구현하였다.

• Journal of the Korea Academia-Industrial cooperation Society
• /
• v.21 no.10
• /
• pp.1-7
• /
• 2020

In recent years, as LED display systems are actively spread, study on effective control methods for an LED driver for driving the systems has been in progress. The most representative among them is the uniform brightness control method for the LED driver channel. In this paper, we propose an LED driver IC for BLU with current compensation and system protection functions to minimize channel luminance deviation. It is designed for current accuracy within ±3% between channels and a channel current of 150 mA. In order to satisfy the design specifications, the channel amplifier offset was canceled out by a chopping operation using a channel-driving PWM signal. Also, a pre-charge function was implemented to minimize the fast operation speed and luminance deviation between channels. LED error (open, short), switch TR short detection, and operating temperature protection circuits were designed to protect the IC and BLU systems. The proposed IC was fabricated using a Magnachip 0.35-um CMOS process and verified using Cadence and Synopsys' Design Tool. The fabricated LED driver IC has current accuracy within ±1.5% between channels and 150-mA channel output characteristics. The error detection circuits were verified by a test board.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.19 no.8
• /
• pp.1785-1796
• /
• 2015

In this paper, we investigate achieving the full diversity order and power gains in case of using OSTBCs and quasi-OSBCs in the x channel system with interference alignment with more than 2 antennas at each terminal. A slight degradation is remarked in the case of quasi-OSTBCs. In terms of receiver structure, we show that due to the favorable structure of the channel matrices, the simple zero-forcing receiver achieves the full diversity order, while the interference cancellation receiver leads to degradations in performance. As compared to the conventional scheme, simulation results demonstrate that our proposed schemes achieve 14dB and 16.5dB of gain at a target bit error rate (BER) of 10^-4 in the case of OSTBCs with 3 and 4 antennas at each terminal, respectively, while achieving the same spectral efficiency. Also, a gain of 10dB is achieved at the same target BER in the case of quasi-OSTBC with 4 antennas at each terminal.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.28 no.11A
• /
• pp.936-944
• /
• 2003

In this paper, we propose an AND/XOR-based technology mapping method for field programmable gate arrays (FPGAs). Due to the fixed size of the programmable blocks in an FPGA, decomposing a circuit into sub-circuits with appropriate number of inputs can achieve excellent implementation efficiency. Specifically, the proposed technology mapping method is based on Davio expansion theorem to decompose a given Boolean circuit. The AND/XOR nature of the proposed method allows it to operate on XOR intensive circuits, such as error detecting/correcting, data encryption/decryption, and arithmetic circuits, efficiently. We conduct experiments using MCNC benchmark circuits. When using the proposed approach, the number of CLBs (configurable logic blocks) is reduced by 67.6% (compared to speed-optimized results) and 57.7% (compared to area-optimized results), total equivalent gate counts are reduced by 65.5 %, maximum combinational path delay is reduced by 56.7 %, and maximum net delay is reduced by 80.5 % compared to conventional methods.

• KIPS Transactions on Computer and Communication Systems
• /
• v.4 no.9
• /
• pp.321-326
• /
• 2015

In this paper, we proposed an algorithm which could transmit reliable data between smart devices by using inaudible high frequency of audible frequency range and cyclic redundancy check method. The proposed method uses 18 kHz~22 kHz as high frequency which inner speaker of smart device can make a sound in audible frequency range (20 Hz~22 kHz). To increase transmission quantity of data, we send mixed various frequencies at high frequency range 1 (18.0 kHz~21.2 kHz). At the same time, to increase accuracy of transmission data, we send some mixed frequencies at high frequency range 2 (21.2 kHz~22.0 kHz) as checksum. We did experiments about data transmission between smart devices by using the proposed method to confirm data transmission speed and accuracy of the proposed method. From the experiments, we showed that the proposed method could transmit 32 bits data in 235 ms, the transmission success rate was 99.47%, and error detection by using cyclic redundancy check was 0.53%. Therefore, the proposed method will be a useful for wireless transmission technology between smart devices.