• Title/Summary/Keyword: 내장 시스템

Search Result 1,384, Processing Time 0.034 seconds

Wireless Data Transmission Algorithm Using Cyclic Redundancy Check and High Frequency of Audible Range (가청 주파수 영역의 고주파와 순환 중복 검사를 이용한 무선 데이터 전송 알고리즘)

  • Chung, Myoungbeom
    • KIPS Transactions on Computer and Communication Systems
    • /
    • v.4 no.9
    • /
    • pp.321-326
    • /
    • 2015
  • In this paper, we proposed an algorithm which could transmit reliable data between smart devices by using inaudible high frequency of audible frequency range and cyclic redundancy check method. The proposed method uses 18 kHz~22 kHz as high frequency which inner speaker of smart device can make a sound in audible frequency range (20 Hz~22 kHz). To increase transmission quantity of data, we send mixed various frequencies at high frequency range 1 (18.0 kHz~21.2 kHz). At the same time, to increase accuracy of transmission data, we send some mixed frequencies at high frequency range 2 (21.2 kHz~22.0 kHz) as checksum. We did experiments about data transmission between smart devices by using the proposed method to confirm data transmission speed and accuracy of the proposed method. From the experiments, we showed that the proposed method could transmit 32 bits data in 235 ms, the transmission success rate was 99.47%, and error detection by using cyclic redundancy check was 0.53%. Therefore, the proposed method will be a useful for wireless transmission technology between smart devices.

Implementation of 24-Channel Capacitive Touch Sensing ASIC (24 채널 정전 용량형 터치 검출 ASIC의 구현)

  • Lee, Kyoung-Jae;Han, Pyo-Young;Lee, Hyun-Seok;Bae, Jin-Woong;Kim, Eung-Soo;Nam, Chul
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.48 no.5
    • /
    • pp.34-41
    • /
    • 2011
  • This paper presents a 24 channel capacitive touch sensing ASIC. This ASIC consists of analog circuit part and digital circuit part. Analog circuits convert user screen touch into electrical signal and digital circuits represent this signal change as digital data. Digital circuit also has an I2C interface for operation parameter reconfiguration from host machine. This interface guarantees the stable operation of the ASIC even against wide operation condition change. This chip is implemented with 0.18 um CMOS process. Its area is about 3 $mm^2$ and power consumption is 5.3mW. A number of EDA tools from Cadence and Synopsys are used for chip design.

Hybrid Multipath Routing in Mobile Ad Hoc Networks (MANET환경에서 적용 가능한 복합적 다중 라우팅 기술)

  • Ninh, Khanhchi;Jung, Sou-Hwan
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.48 no.2
    • /
    • pp.49-56
    • /
    • 2011
  • One of the most important VANET applications is providing active safety by broadcasting emergency messages. In order to prevent broadcast storm of flooding-based broadcasting scheme in which any node receiving message will rebroadcast, the existing protocols use the different methods to limit the number of relay nodes. Nevertheless, the existing protocols have low delivery ratio with high traffic density and cause message overhead. Currently, the dramatic increase in the number of vehicles equipped with Global Positioning System (GPS) and onboard radar created new application scenarios that were not feasible before. Consequently, we proposed a broadcasting protocol that selects relay node by using GPS-based position information and detecting neighboring vehicles with the help of onboard radar to. Simulation results show that our proposed protocol has better performance than the existing schemes.

Developing a Low Power BWE Technique Based on the AMR Coder (AMR 기반 저 전력 인공 대역 확장 기술 개발)

  • Koo, Bon-Kang;Park, Hee-Wan;Ju, Yeon-Jae;Kang, Sang-Won
    • The Journal of the Acoustical Society of Korea
    • /
    • v.30 no.4
    • /
    • pp.190-196
    • /
    • 2011
  • Bandwidth extension is a technique to improve speech quality and intelligibility, extending from 300-3400 Hz narrowband speech to 50-7000 Hz wideband speech. This paper designs an artificial bandwidth extension (ABE) module embedded in the AMR (adaptive multi-rate) decoder, reducing LPC/LSP analysis and algorithm delay of the ABE module. We also introduce a fast search codebook mapping method for ABE, and design a low power BWE technique based on the AMR decoder. The proposed ABE method reduces the computational complexity and the algorithm delay, respectively, by 28 % and 20 msec, compared to the traditional DTE (decode then extend) method. We also introduce a weighted classified codebook mapping method for constructing the spectral envelope of the wideband speech signal.

Extended BSD Socket API Supporting Kernel-level RTP (커널 레벨 RTP를 지원하는 확장 BSD 소켓 API)

  • Choi Mun-Seon;Kim Kyung-San;Kim Sung-Jo
    • Journal of KIISE:Computer Systems and Theory
    • /
    • v.33 no.6
    • /
    • pp.326-336
    • /
    • 2006
  • Due to the evolution of wired and wireless communication technologies and the Internet, multimedia services such as Internet broadcast and VOD have been prevalent recently. RTP is designed to be suitable for transmission of real-time multimedia data on the Internet by IETF While a variety of applications have utilized different RTPs implemented as a library, embeddedRTP is RTP-based kernel-level protocol that resolved performance issues of this kind of RTPs. This paper proposes the ExtendedERTP protocol based on existing embeddedRTP. This new protocol resolves a couple of issues such as packet processing overhead and buffer requirement and combines its APIs with BSD socket APIs which have been widely utilized in network applications. This paper demonstrates that this integration makes it possible to transmit real-time multimedia data through the accustomed interface of BSD socket APIs with nominal extra overhead. This paper also proposes a scheme for improving packet processing time by 15$\sim$20% and another scheme for reducing memory requirement for packet processing to about 3.5%, comparing with those of embeddedRTP.

Special quality research by pulse transformer stabilization by high tension output module of medical ultra series laser II (산부인과용 $CO_2$ 연속형 레이저의 고압출력 모듈에 따른 펄스트랜스 안정화 특성연구(II))

  • Kim, Whi-Young
    • Journal of the Korea Computer Industry Society
    • /
    • v.8 no.1
    • /
    • pp.49-56
    • /
    • 2007
  • Various kind of laser had been used on addition to endoscope for obstetrics and gynecology, gas laser such as CO2 laser had been used mainly much in laparoscope surgical operation mainly Thermal effect of beam displays other result different component parts of cellular tissue and different close of a marketplace of laser beam and priority solidification of temperature increase consists in cellular tissue, and cutting or carbonization process happens and evaporation by breakdown of cellular tissue happens more than $300^{\circ}$. <중략> Ostabilization of pulse transformer by high tension output module of CO2analog laser for obstetrics and gynecology that accomplish marks of honor kind switching and accuracy is required, and stabilize with laser output applying Turn-off in existent hard switching forward converter, on city happened switching damage, damage increase of output diode station recovery special quality, parasitism shock, design and result that manufacture, brought result that improve than existing product. Will be bought to get into superior result if supplement as systematic late.

  • PDF

Real-Time Source Classification with an Waveform Parameter Filtering of Acoustic Emission Signals (음향방출 파형 파라미터 필터링 기법을 이용한 실시간 음원 분류)

  • Cho, Seung-Hyun;Park, Jae-Ha;Ahn, Bong-Young
    • Journal of the Korean Society for Nondestructive Testing
    • /
    • v.31 no.2
    • /
    • pp.165-173
    • /
    • 2011
  • The acoustic emission(AE) technique is a well established method to carry out structural health monitoring(SHM) of large structures. However, the real-time monitoring of the crack growth in the roller coaster support structures is not easy since the vehicle operation produces very large noise as well as crack growth. In this investigation, we present the waveform parameter filtering method to classify acoustic sources in real-time. This method filtrates only the AE hits by the target acoustic source as passing hits in a specific parameter band. According to various acoustic sources, the waveform parameters were measured and analyzed to verify the present filtering method. Also, the AE system employing the waveform parameter filter was manufactured and applied to the roller coaster support structure in an actual amusement park.

Implementation of an Ethernet Adapter for the G-PON TC Layer (G-PON TC 계층을 위한 이더넷 정합기의 구현)

  • Chung, Hae;Ahn, Eu-Kwang
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.36 no.5B
    • /
    • pp.429-436
    • /
    • 2011
  • The G-PON is an efficient solution to implement the FTTH and have GEM frame to accomodate various protocols like Ethernet frames, IP packets, and TDM signals. Above all, the Ethernet is one of the most widely used 2nd layer protocol in the campus, the subscriber access, and the carrier service. So G-PON system has to provide an Ethernet interface with top priority. In this paper, we implement a gigabit Ethernet adapter based on Ethernet over GEM in the ITU-T G.984.3 to accommodate Ethernet protocol in the G-PON TC chip. The adapter maps each Ethernet frame to a single or multiple GEM frames and has several functions including generation of the GEM header, encapsulation of frames and the SAR. In particular, the adapter have converter (LUT) MAC address to port-ID which is a key to identify logical connections though it is not defined in specification but important. We implement the adapter with a FPGA and verify the functions of segmentation and reassembling, MAC address learning, and throughput with the logic analyzer and the Ethernet analyzer.

Development of Pen-type Haptic User Interface and Haptic Effect Design for Digilog Book Authoring (디지로그 북 저작을 위한 펜형 햅틱 사용자인터페이스의 개발)

  • Lee, Jun-Hun;Ha, Tae-Jin;Ryu, Je-Ha;Woo, Woon-Tak
    • 한국HCI학회:학술대회논문집
    • /
    • 2009.02a
    • /
    • pp.402-405
    • /
    • 2009
  • Digilog Book, the next generation publication material, supplies digitalized contents on an analog book by integrating digital contents into existing analog books. There are some studies related to authoring tools which are to authorize, and publish some books which provide digital contents by using VR or AR techniques. In this paper, a pen-type haptic user interface for Digilog Book authoring tool has been introduced. This haptic user interface is developed for more realistic and more effective authoring tasks. This haptic interface provides haptic effects for authoring tasks which are including translation, rotation, scaling, and menu selection. In this research, we designed a body, control circuits, vibration haptic patterns for haptic user interface, and a protocol for between haptic user interface and Digilog Book main control system. Also a simple user study has been done with a developed haptic user interface.

  • PDF

A Pipelined Design of the Block Cipher Algorithm SEED (SEED 블록 암호 알고리즘의 파이프라인 하드웨어 설계)

  • 엄성용;이규원;박선화
    • Journal of KIISE:Computer Systems and Theory
    • /
    • v.30 no.3_4
    • /
    • pp.149-159
    • /
    • 2003
  • The need for information security increases interests on cipher algorithms recently. Especially, a large volume of data transmission over high-band communication network requires faster encryption and decryption techniques for real-time processing. It would be a good solution for this problem that we implement the cipher algorithm in forms of hardware circuits. Though some previous researches use this approach, they focus only on repeatedly executing the core part of the algorithm to minimize the hardware chip size, while most cipher algorithms are inherently parallel. In this paper, we propose a new design for the SEED block cipher algorithm developed by KISA (Korea Information Security Agency) in 1998 as Korean standard cipher algorithm. It exploits the parallelism of the algorithm basically and implements it in a pipelined fashion. We described the design in VHDL program and performed functional simulations on the program, and then found that it worked correctly. In addition, we synthesized it and verified that it could be implemented in a single FPGA chip, implying that the new design can be Practically used for the actual hardware implementation of a high-speed and high-performance cipher system.