• Journal of Magnetics
• /
• v.19 no.2
• /
• pp.121-125
• /
• 2014

$CoFe_2O_4(CFO)/BaTiO_3(BTO)/CoFe_2O_4(CFO)$ multilayered thin films were deposited on $Pt/TiO_2/SiO_2/Si$ substrates by the pulsed laser deposition (PLD) system with KrF excimer laser (${\lambda}=248nm$). BTO, CFO, BTO/CFO and CFO/BTO/CFO structured thin films were prepared and their crystal structures and microstructures, as well as their magnetic and magneto-electrical properties, were studied. The C-V characteristics of these multilayered thin films with different capacitor structures were obtained to confirm the change in their capacitances under a magnetic field. Finally, the capacitance of the CFO/BTO/CFO thin film as a function of bias voltage under an in-plane magnetic field of 1,000 Oe increased to 951.04 pF at 1 MHz, from 831.90 pF measured under no magnetic field, indicating 14.3% increase in magnetocapacitance.

• Proceedings of the KIEE Conference
• /
• 2006.10a
• /
• pp.121-122
• /
• 2006

Recently, poly-Si TFT-LCD starts to be mass produced using excimer laser annealing (ELA) poly-Si. The main reason for this is the good quality poly-Si and large area uniformity. We report the influence of channel length and width on poly-Si TITs performance. Transfer characteristics of n-channel poly-Si thin film transistors fabricated on polycrystalline silicon (poly-Si) thin film transistors (TFTs) with various channel lengths and widths of $2-30{\mu}m$ has been investigated. In this paper, we analyzed the data of n-type TFTs. We studied threshold voltage ($V_{TH}$), on/off current ratio ($I_{ON}/I_{OFF}$), saturation current (I_{DSAT}$), and transconductance ($g_m$) of n-channel poly-Si thin film transistors with various channel lengths and widths.

• Korean Journal of Materials Research
• /
• v.14 no.6
• /
• pp.402-406
• /
• 2004

$WSi_2$, $TiSi_2$, $CoSi_2$, and $TaSi_2$ are general silicides used today in semiconductor devices. $WSi_2$ thin films have been proposed, studied and used recently in CMOS technology extensively to reduce sheet resistance of polysilicon and $n^{+}$ region. However, there are several serious problems encountered because $WSi_2$ is oxidized and forms a native oxide layer at the interface between $WSi_2$ and $Si_3$$N_4$. In this study, we have introduced 20 $slm-N_2$ gas from top to bottom of the furnace in order to control native oxide films between $WSi_2$ and $Si_3$$N_4$ film. In resulting SEM photographs, we have observed that the native oxide films at the surface of $WSi_2$ film are removed using the long injector system.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.65 no.10
• /
• pp.1694-1696
• /
• 2016

Present thin film solar cells with hydrogenated amorphous silicon oxide (a-SiO:H) as an absorber suffer from low fill factor(FF) of 61~64 [%] in spite of its benefits related to high open circuit voltage ($V_{oc}$). Since degraded quality of a-SiO:H absorber by alloying with oxygen can affect the FF, we aimed to achieve high photosensitivity by minimizing $CO_2$ gas addition. Improving optical gap($E_{opt}$) has been attained by strong hydrogen dilution combined with lowering substrate temperature down to 100 [$^{\circ}C$]. Small amount of the $CO_2$ was added in order to disturb microcrystalline formation by high hydrogen dilution. The developed a-SiO:H has high photosensitivity (${\sim}2{\times}10^5$) and high $E_{opt}$ of 1.85 [eV], which contributed to attain remarkable FF of 74 [%] and high $V_{oc}$ (>1 [V]). As a result, high power conversion efficiency of 7.18 [%] was demonstrated by using very thin absorber layer of only 100 [nm], even though we processed all experiment at extremely low temperature of 100 [$^{\circ}C$].

• Korean Journal of Materials Research
• /
• v.8 no.5
• /
• pp.470-473
• /
• 1998

$As^+$ was ion-implanted onto $CoSi_{2}$ thin films formed by rapidly thermal-annealed Co/Ti bilayers. Then the specimens were drive-in annealed at 500~100$0^{\circ}C$ to form ultra-shallow $n^+$p junction diodes and to measure their 1- V characteristics. When drive-in annealed at 50$0^{\circ}C$ for 280 sec., 50 nm thick ultra-shallow junctions were formed and di¬odes showed the best 1- V characteristics with low leakage current. In particular. the leakage current was 2 orders lower than that of diodes formed by using Co monolayer. It was attributed to uniform $CoSi_{2}$/Si interfaces.

• Journal of the Semiconductor & Display Technology
• /
• v.5 no.2 s.15
• /
• pp.47-49
• /
• 2006

Various methods of making thin film is being used in semiconductor manufacturing process. The most common method in this field includes CVD(Chemical Vapor Deposition) and PVD(Physical Vapor Deposition). Thin film is deposited on both the backside and the frontside of wafers. The thin film deposited on the backside has poor thickness profile, and can contaminate wafers in the following processes. If wafers with the thin film remaining on the backside are immersed in batch type process tank, the thin film fall apart from the backside and contaminate the nearest wafer. Thus, it is necessary to etch the backside of the wafer selectively without etching the frontside, and chemical injection nozzle positioned under the wafer can perform the backside etching. In this study, the backside chemical injection nozzle with optimized chemical injection profile is built for single wafer tool. The evaluation of this nozzle, performed on $Si_3N_4$ layer deposited on the backside of the wafer, shows the etching rate uniformity of less than 5% at the etching rate of more than $1000{\AA}$.

• Korean Journal of Materials Research
• /
• v.5 no.3
• /
• pp.324-332
• /
• 1995

전자빔 증착법을 사용하여 Ti과 Co를 Si(100) 단결정, 다결정 Si 및 Si$O_{2}$기판에 증착한 후 90$0^{\circ}C$에서 20초 급속 열처리하여, Co/Ti 이중박막으로부터의 실리사이드화 반응을 조사하였다. 단결정 시편의 경우 Ti의 두께를 5~6mm로 최소화함으로서 두께가 균일하고 기판과의 계면이 평탄하며 비저항이 낮고 열적 안정성이 높은 Co$Si_{2}$ 에피박막을 형성할 수 있었다. 그러나 다결정 시편에는 두께와 계면이 불균일하고 열적으로도 불안정한 다결정의 Co$Si_{2}$와 그 위에 두개의 Co-Ti-Si혼합층이 형성되었다. 한편 Si$O_{2}$ 우에 증착된 Co/Ti은 열처리를 하여도 확산하지 않고 그대로 남아 있어서, Co/Ti 이중박막의 Si$O_{2}$와의 반응성이 미약함을 보여 주었다.

• Journal of the Semiconductor & Display Technology
• /
• v.16 no.4
• /
• pp.75-78
• /
• 2017

The $CO_2$ gas responsibility of $SnO_2$ thin films was researched with various annealing temperatures. $SnO_2$ was prepared on n-type Si substrate by RF magnetron sputtering system and annealed in a vacuum condition. The bonding structure of $SnO_2$ was changed from amorphous to crystal structure with increasing the annealing temperature, and the content of oxygen vacancy was researched the highest of the annealed at $60^{\circ}C$. The $SnO_2$ annealed at $60^{\circ}C$ had the characteristics of the highest capacitance. The special properties of $CO_2$ gas responsibility was found at the $SnO_2$ thin film annealed at $60^{\circ}C$ with amorphous structure because of the combination with the oxygen vacancies and $CO_2$ gases changed the resistivity. The amorphous structure enhanced the responsibility at the $SnO_2$ surface and the conductivity of $SnO_2$ thin film.

• Journal of Sensor Science and Technology
• /
• v.15 no.1
• /
• pp.65-70
• /
• 2006

Characteristics of thin-film NTC thermal sensors fabricated by micromachining technology were studied as a function of the thickness of membrane. The overall-structure of thermal sensor has a form of Au/Ti/NTC/$SiO_{X}$/(100)Si. NTC film of $Mn_{1.5}CoNi_{0.5}O_{4}$ with 0.5 mm in thickness was deposited on $SiO_{X}$ layer (1.2 mm) by PLD (pulsed laser deposition) and annealed at 873-1073 K in air for 1 hour. Au(200 nm)/Ti(100 nm) electrode was coated on NTC film by dc sputtering. By the results of microstructure, X-ray and NTC analysis, post-annealed NTC films at 973 K for 1 hour showed the best characteristics as NTC thermal sensing film. In order to reduce the thermal mass and thermal time constant of sensor, the sensing element was built-up on a thin membrane with the thickness of 20-65 mm. Sensors with thin sensing membrane showed the good detecting characteristics.

• Korean Journal of Materials Research
• /
• v.29 no.11
• /
• pp.715-719
• /
• 2019

Molybdenum is a low-resistivity transition metal that can be applied to silicon devices using Si-metal electrode structures and thin film solar cell electrodes. We investigate the deposition of metal Mo thin film by plasma-enhanced atomic layer deposition (PE-ALD). $Mo(CO)_6$ and $H_2$ plasma are used as precursor. $H_2$ plasma is induced between ALD cycles for reduction of $Mo(CO)_6$ and Mo film is deposited on Si substrate at $300^{\circ}C$. Through variation of PE-ALD conditions such as precursor pulse time, plasma pulse time and plasma power, we find that these conditions result in low resistivity. The resistivity is affected by Mo pulse time. We can find the reason through analyzing XPS data according to Mo pulse time. The thickness uniformity is affected by plasma power. The lowest resistivity is $176{\mu}{\Omega}{\cdot}cm$ at $Mo(CO)_6$ pulse time 3s. The thickness uniformity of metal Mo thin film deposited by PE-ALD shows a value of less than 3% below the plasma power of 200 W.