• Title/Summary/Keyword: trapping mechanism

Search Result 71, Processing Time 0.026 seconds

Effects of Electrical Stress on Hydrogen Passivated Polysilicon Thin Film Transistors (다결정 실리콘 박막 트랜지스터에서의 수소화에 따른 전기적 스트레스의 영향)

  • Kim, Yong-Sang;Choi, Man-Seob
    • Proceedings of the KIEE Conference
    • /
    • 1996.07c
    • /
    • pp.1502-1504
    • /
    • 1996
  • The effects of electrical stress in hydrogen passivated and as-fabricated poly-Si TFT's are investigated. It is observed that the charge trapping in the gate dielectric is the dominant degradation mechanism in poly-Si TFT's which has been stressed by the gate bias alone while the creation of defects in the poly-Si film is prevalent in gate and drain bias stressed devices. The degradation due to the gate bias stress is dramatically reduced with hydrogenation time while the degradation due to the gate and drain bias stress is increased a little. From the experimental results, it is considered that hydrogenation suppress the charge trapping at gate dielectrics as well as improve the characteristics of poly-Si TFT's.

  • PDF

A Review of Wet Chemical Etching of Glasses in Hydrofluoric Acid based Solution for Thin Film Silicon Solar Cell Application

  • Park, Hyeongsik;Cho, Jae Hyun;Jung, Jun Hee;Duy, Pham Phong;Le, Anh Huy Tuan;Yi, Junsin
    • Current Photovoltaic Research
    • /
    • v.5 no.3
    • /
    • pp.75-82
    • /
    • 2017
  • High efficiency thin film solar cells require an absorber layer with high absorption and low defect, a transparent conductive oxide (TCO) film with high transmittance of over 80% and a high conductivity. Furthermore, light can be captured through the glass substrate and sent to the light absorbing layer to improve the efficiency. In this paper, morphology formation on the surface of glass substrate was investigated by using HF, mainly classified as random etching and periodic etching. We discussed about the etch mechanism, etch rate and hard mask materials, and periodic light trapping structure.

Effects of Electrical Stress on Polysilicon TFTs with Hydrogen Passivation (다결정 실리콘 박막 트랜지스터의 수소화에 따른 전기적 스트레스의 영향)

  • Hwang, Seong-Su;Hwang, Han-Uk;Kim, Yong-Sang
    • The Transactions of the Korean Institute of Electrical Engineers C
    • /
    • v.48 no.5
    • /
    • pp.367-372
    • /
    • 1999
  • We have investigated the effects of electrical stress on poly-Si TFTs with different hydrogen passivation conditions. The amounts of threshod voltage shift of hydrogen passivated poly-Si TFTs are much larger than those of as-fabricated devices both under the gate only and the gate and drain bias stressing. Also, we have quantitatively analyzed the degradation phenomena by analytical method. We have suggested that the electron trapping in the gate dielectric is the dominant degradation mechanism in only gate bias stressed poly-Si TFT while the creation of defects in the channel region and $poly-Si/SiO_2$ interface is prevalent in gate and drain bias stressed device.

  • PDF

New Mechanism for the Reaction of Thianthrene Cation Radical Perchlorate with tert-Butyl Peroxide

  • Park, Bo-Kyung;Sohn, Chang-Kook;Lee, Wang-Keun
    • Bulletin of the Korean Chemical Society
    • /
    • v.23 no.1
    • /
    • pp.103-106
    • /
    • 2002
  • A new reaction mechanism is proposed for the reaction of thianthrene cation radical perchlorate $(Th^{+{\cdot}}CIO_4^-}$ and tert-butyl peroxide in acetonitrile at room temperature on the basis of experimental and theoretical results. Rapid C-O bond rupture instead of O-O bond cleavage was observed by a good peroxy radical trapping agent, thianthrene cation radical. Products were N-tert-butyl acetamide, thianthrene 5-oxide (ThO), thianthrene 5,5-dioxide $(SSO_2)$, and thianthrene (Th). Thianthrene 5,10-dioxide (SOSO) was not obtained. A comparative computational study of the cation radical of tert-butyl peroxide is made by using B3LYP and CBS-4. The computational results are helpful to explain the reaction mechanism.

Advanced Amorphous Silicon TFT Backplane for AMOLED Display

  • Han, Min-Koo;Shin, Hee-Sun
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2007.08b
    • /
    • pp.1673-1676
    • /
    • 2007
  • We have investigated the degradation mechanism of hydrogenated amorphous silicon (a- Si:H) thin film transistors (TFTs) The threshold voltage of driving a-Si:H TFT is shifted severely by electrical bias due to a charge trapping and defect state creation. And the short channel TFTs exhibit less threshold voltage degradation than long channel TFTs. We propose the pixel circuits employing negative bias annealing scheme in order to suppression of threshold voltage shift of a-Si:H TFT.

  • PDF

Mechanism of Photorefractive Effect in Polymer Layered Nematic Liquid Crystal Systems (고분자 층이 도입된 네마틱 액정 시스템의 광굴절 효과 기작)

  • Mun Jun-Ho;Yun Chun-Seop;Kim Hyeon-Uk;Choe Su-An;Kim Jong-Deuk
    • Proceedings of the Optical Society of Korea Conference
    • /
    • 2001.02a
    • /
    • pp.206-207
    • /
    • 2001
  • The photorefractive (PR) effect in liquid crystals sandwiched between photoconductive polymer layers was first studied by Ono et al. They reported that the PR effect vanished at steady state If there were not insulating layers because no charge trapping occurred in the photoconductive poly(N-vinylcarbazole) (PVK) layers. However we observed a significant PR effect in the polymer layered liquid crystal (PLLC) system where a liquid crystal layer doped with fullerene is sandwiched between two photoconductive PVK layers. (omitted)

  • PDF

Fabrication and polysilicon Resistors Compensated with Boron and Phosphorous Ion-Implantation (Boron과 Phosphorous 이온주입에 의한 다결정 실리콘 저항의 제조)

  • 김지범;최민성
    • Journal of the Korean Institute of Telematics and Electronics
    • /
    • v.24 no.5
    • /
    • pp.813-817
    • /
    • 1987
  • High value sheet resistance (Rs' 1K-33K\ulcorner/) polysilicon resistors were fabricated using double ion implantation with boron as the major dopant and phosphorus compensation. It is observed that Rs sensitivity to the net doping concentration is decreased by one order of magnitude compared to the conventional (boron implanted)polysilicon resistors. The temperature co-efficient of resistance (TCR) measured between 25\ulcorner and 125\ulcorner shows equivalent values to those of non-compensated resistors for the same Rs. A qualitative electrical conductiion mechanism for compensated polysilicon resistor is proposed, based on the existing grain boundary charge trapping theory.

  • PDF

Improvement of Electronic Properties and Amplification of Electron Trapping/Recovery through Liquid Crystal(LC) Passivation on Amorphous InGaZnO Thin Film Transistors

  • Lee, Seung-Hyeon;Kim, Myeong-Eon;Heo, Yeong-U;Kim, Jeong-Ju;Lee, Jun-Hyeong
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2016.02a
    • /
    • pp.267.1-267.1
    • /
    • 2016
  • 본 연구에서는 nematic 액정의 종류 중 하나인 5CB (4-Cyano-4'-pentylbiphenyl) 물질을 박막 트랜지스터 (TFT)의 passivation 층으로 사용했을 때 그 전기적 특성향상을 확인하였다. RF-magnetron sputtering법으로 증착된 비정질 InGaZnO 박막을 활성층으로 사용한 TFT를 제작하여 그 활성층 위에 drop형식으로 passivation 하였다. 그 결과, drain current (I_DS)가 약 10배 정도 증가하고, linear region(V_D=0.5V)에서 mobility와 subthreshold slope(SS)이 각각 6.7에서 12.2, 0.3에서 0.2로 향상되는 것이 보였다. 이것은 gate bias가 인가되었을 때 freedericksz 전이를 통한 액정의 배향과 이때 형성된 dipole 형성에 의한 것으로 보이며, 이러한 LC의 배향은 편광현미경을 통하여 표면과 수직으로 배향한다는 사실을 확인 할 수 있었고 이 LC-passivation된 a-IGZO TFT의 전기적 특성의 향상에 대한 mechanism을 제시하였다. 그리고 배향한 LC가 가지는 dipole에 의해 bias stress 상황에서 독특한 electron trapping과 recovery의 증폭효과가 나타났다. V_G=+20V의 positive gate bias stress를 1000s동안 가했을 때, passivation되지 않은 a-IGZO TFT의 경우 +4V의 threshold voltage shift(${\Delta}V$_TH)가 발생되었고, 바로 -20V의 negative gate bias를 30s간 가해주었을 때 -2.5V의 ${\Delta}V$_TH가 발생하였다. 반면 LC-passivation된 a-IGZO TFT의 경우 각각 +5V와 -4V의 ${\Delta}V$_TH로 더 큰 변화를 가져왔다. 이러한 LC에 의한 electron trapping/recovery 증폭효과에 대한 model을 제시하였다.

  • PDF

A study of the light trapping mechanism in periodically honeycomb texture-etched substrate for thin film silicon solar cells

  • Kim, Yongjun;Shin, Munghun;Park, Hyeongsik;Yi, Junsin
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2016.02a
    • /
    • pp.147.2-148
    • /
    • 2016
  • Light management technology is very important for thin film solar cells, which can reduce optical reflection from the surface of thin film solar cells or enhance optical path, increasing the absorption of the incident solar light. Using proper light trapping structures in hydrogenated amorphous silicon (a-Si:H) solar cells, the thickness of absorber layers can be reduced. Instead, the internal electric field in the absorber can be strengthened, which helps to collect photon generated carriers very effectively and to reduce light-induced loss under long-term light exposure. In this work, we introduced a chemical etching technology to make honey-comb textures on glass substrates and analyzed the optical properties for the textured surface such as transmission, reflection and scattering effects. Using ray optics and finite difference time domain method (FDTD) we represented the behaviors of light waves near the etched surfaces of the glass substrates and discussed to obtain haze parameters for the different honey-comb structures. The simulation results showed that high haze values were maintained up to the long wavelength range over 700 nm, and with the proper design of the honey-comb structure, reflection or transmission of the glass substrates can be enhanced, which will be very useful for the multi-junction (tandem or triple junction) thin film a-Si:H solar cells.

  • PDF

Analysis of Instability Mechanism under Simultaneous Positive Gate and Drain Bias Stress in Self-Aligned Top-Gate Amorphous Indium-Zinc-Oxide Thin-Film Transistors

  • Kim, Jonghwa;Choi, Sungju;Jang, Jaeman;Jang, Jun Tae;Kim, Jungmok;Choi, Sung-Jin;Kim, Dong Myong;Kim, Dae Hwan
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.15 no.5
    • /
    • pp.526-532
    • /
    • 2015
  • We quantitatively investigated instability mechanisms under simultaneous positive gate and drain bias stress (SPGDBS) in self-aligned top-gate amorphous indium-zinc-oxide thin-film transistors. After SPGDBS ($V_{GS}=13V$and $V_{DS}=13V$), the parallel shift of the transfer curve into a negative $V_{GS}$ direction and the increase of on current were observed. In order to quantitatively analyze mechanisms of the SPGDBS-induced negative shift of threshold voltage (${\Delta}V_T$), we experimentally extracted the density-of-state, and then analyzed by comparing and combining measurement data and TCAD simulation. As results, 19% and 81% of ${\Delta}V_T$ were taken to the donor-state creation and the hole trapping, respectively. This donor-state seems to be doubly ionized oxygen vacancy ($V{_O}^{2+}$). In addition, it was also confirmed that the wider channel width corresponds with more negative ${\Delta}V_T$. It means that both the donor-state creation and hole trapping can be enhanced due to the increase in self-heating as the width becomes wider. Lastly, all analyzed results were verified by reproducing transfer curves through TCAD simulation.