• Title/Summary/Keyword: total harmonic

Search Result 571, Processing Time 0.024 seconds

Control Design of the Brushless Doubly-Fed Machines for Stand-Alone VSCF Ship Shaft Generator Systems

  • Liu, Yi;Ai, Wu;Chen, Bing;Chen, Ke
    • Journal of Power Electronics
    • /
    • v.16 no.1
    • /
    • pp.259-267
    • /
    • 2016
  • This paper presents a stand-alone variable speed constant frequency (VSCF) ship shaft generator system based on a brushless doubly-fed machine (BDFM). In this system, the output voltage amplitude and frequency of the BDFM are kept constant under a variable rotor speed and load by utilizing a well-designed current vector controller to regulate the control winding (CW) current. The control scheme is proposed, and the hardware design for the control system is developed. The proposed generator system is tested on a 325 TEU container vessel, and the test results show the good dynamic performance of the CW current vector controller and the whole control system. A harmonic analysis of the output voltage and a fuel consumption analysis of the generator system are also implemented. Finally, the total efficiency of the generator system is presented under different rotor speeds and load conditions.

Distortion Elimination for Buck PFC Converter with Power Factor Improvement

  • Xu, Jiangtao;Zhu, Meng;Yao, Suying
    • Journal of Power Electronics
    • /
    • v.15 no.1
    • /
    • pp.10-17
    • /
    • 2015
  • A quasi-constant on-time controlled buck front end in combined discontinuous conduction mode and boundary conduction mode is proposed to improve power factor (PF).When instantaneous AC input voltage is lower than the output bus voltage per period, the buck converter turns into buck-boost converter with the addition of a level comparator to compare input voltage and output voltage. The gate drive voltage is provided by an additional oscillator during distortion time to eliminate the cross-over distortion of the input current. This high PF comes from the avoidance of the input current distortion, thereby enabling energy to be delivered constantly. This paper presents a series analysis of controlling techniques and efficiency, PF, and total harmonic distortion. A comparison in terms of efficiency and PF between the proposed converter and a previous work is performed. The specifications of the converter include the following: input AC voltage is from 90V to 264V, output DC voltage is 80V, and output power is 94W.This converter can achieve PF of 98.74% and efficiency of 97.21% in 220V AC input voltage process.

A Bridgeless Single Stage AC-DC Converter for Wireless Power Charging System (무선전력충전시스템을 위한 브리지리스 단일전력단 교류-직류 컨버터)

  • Kim, Min-Ji;Yoo, Sang-Jae;Yoo, Kyung-Jong;Woo, Jung-Won;Kim, Eun-Soo;Hwang, In-Gab
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.25 no.1
    • /
    • pp.44-53
    • /
    • 2020
  • A bridgeless single-stage AC-DC converter for wireless power charging systems is proposed. This converter is composed of a PFC stage and a three-level hybrid DC-DC stage. The proposed converter can control the wide output voltage (200-450 VDC) by the variable link voltage and the pulse-width voltage applied to the primary resonant circuit due to the phase-shifted modulation at a fixed switching frequency. Moreover, the input power factor and the total harmonic distortion can be improved by using the proposed converter. A 1 kW prototype was fabricated and validated through experimental results and analysis.

Implementation of an Export System for GIS Arrester Facilities (GIS 피뢰설비 전문가 시스템 구현)

  • Kim, Il-Kwon;Song, Jae-Yong;Moon, Seung-Bo;Cha, Myung-Soo;Rhyu, Keel-Soo;Kil, Gyung-Suk
    • Proceedings of the KIEE Conference
    • /
    • 2006.07c
    • /
    • pp.1465-1466
    • /
    • 2006
  • The monitoring and diagnosing technique for lightning arresters is important to assure the reliability of power supply in GIS-substation. In this paper, we described the implementation of an expert system for GIS arrester facilities. The proposed system consists of a data acquisition module (DAM), a wireless communication module, and a personal computer. The DAM detects system voltages, total leakage currents and its harmonic components, and includes an algorithm to calculate the resistive leakage current by the principle that the magnitudes of resistive leakage current are equal at the same level of the system voltage applied to the arrestor. Also, we designed a surge event detection circuit which can acquire the date, the polarity, and the amplitude of surge events. All the acquired data are transmitted after correction by many algorithms to the remote station through the ZigBee protocol. The expert system is based on the Jave Expert System Shell (JESS) and make more reliable decision by using an exclusive inference process.

  • PDF

New Measurement Technique of the Resistive Leakage Current for Arrester Diagnosis (피뢰기 진단을 위한 저항분 누설전류의 새로운 측정기법)

  • Kil, G.S.;Han, J.S.;Song, J.Y.;Park, D.W.;Seo, H.D.
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2004.05b
    • /
    • pp.73-75
    • /
    • 2004
  • Resistive leakage current following arresters is an important indicator of ageing, but total leakage current and its harmonic analysis are widely used in diagnosing arrester soundness because of difficulties in measuring resistive leakage current. In this paper, we proposed a new method for measuring resistive leakage current, which is quite different from the conventional methods such as a self-cancel method and a synchronous rectification method. The proposed method is based on that the magnitudes of resistive leakage currents are equal at the same voltage level. To confirm the possibility of the proposed method. we fabricated a leakage current measurement device and designed an analysis program that can analyze resistive leakage current. Comparing with other methods. this technique does not need a complex circuitry and is very simple to complete.

  • PDF

The 1.6[kW] Class Single Phase ZCS-PWM High Power Factor Boost Rectifier (1.6[kW]급 단상 ZCS-PWM HPF 승압형 정류기)

  • Mun, S.P.;Kim, S.I.;Yun, Y.T.;Kim, Y.M.;Lee, H.W.;Suh, K.Y.
    • Proceedings of the KIEE Conference
    • /
    • 2003.07b
    • /
    • pp.1169-1171
    • /
    • 2003
  • This paper presents a 1.6[kW]class single phase high power factor(HPF) pulse width modulation(PWM) boost rectifier featuring soft commutation of the active switches at zero current. It incorporates the most desirable properties of conventional PWM and soft switching resonant techniques. The input current shaping is achieved with average current mode control and continuous inductor current mode. This new PWM converter provides zero current turn on and turn off of the active switches, and it is suitable for high power applications employing insulated gate bipolar transistors(IGBT'S). The principle of operation, the theoretical analysis, a design example, and experimental results from laboratory prototype rated at 1.6[kW] with 400[Vdc] output voltage are presented. The measured efficiency and the power factor were 96.2[%] and 0.99[%], respectively, with an input current Total Harmonic Distortion(THD) equal to 3.94[%], for an input voltage with THD equal to 3.8[%], at rated load.

  • PDF

Common-mode Voltage Reduction for Inverters Connected in Parallel Using an MPC Method with Subdivided Voltage Vectors

  • Park, Joon Young;Sin, Jiook;Bak, Yeongsu;Park, Sung-Min;Lee, Kyo-Beum
    • Journal of Electrical Engineering and Technology
    • /
    • v.13 no.3
    • /
    • pp.1212-1222
    • /
    • 2018
  • This paper presents a model predictive control (MPC) method to reduce the common-mode voltage (CMV) for inverters connected in parallel, which increase the capacity of energy storage systems (ESSs). The proposed method is based on subdivided voltage vectors, and the resulting algorithm can be applied to control the inverters. Furthermore, we use more voltage vectors than the conventional MPC algorithm; consequently, the quality of grid currents is improved. Several methods were proposed in order to reduce the CMV appearing during operation and its adverse effects. However, those methods have shown to increase the total harmonic distortion of the grid currents. Our method, however, aims to both avoid this drawback and effectively reduce the CMV. By employing phase difference in the carrier signals to control each inverter, we successfully reduced the CMV for inverters connected in parallel, thus outperforming similar methods. In fact, the validity of the proposed method was verified by simulations and experimental results.

Design of the New Third-Order Cascaded Sigma-Delta Modulator for Switched-Capacitor Application (스위치형 커패시터를 적용한 새로운 형태의 3차 직렬 접속형 시그마-델타 변조기의 설계)

  • Ryu Jee-Youl;Noh Seok-Ho
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2006.05a
    • /
    • pp.906-909
    • /
    • 2006
  • This paper proposes a new body-effect compensated switch configuration for low voltage and low distortion switched-capacitor (SC) applications. The proposed circuit allows rail-to-rail switching operation for low voltage SC circuits and has better total harmonic distortion than the conventional bootstrapped circuit by 19 dB. A 2-1 cascaded sigma-delta modulator is provided for performing the high-resolution analog-to-digital conversion on audio codec in a communication transceiver. An experimental prototype for a single-stage folded-cascode operational amplifier (opamp) and a 2-1 cascaded sigma-delta modulator has been implemented in a 0.25 micron double-poly, triple-metal standard CMOS process with 2.7 V of supply voltage.

  • PDF

Development of Switched-Capacitor Sigma-Delta Modulator for Automotive Radars (차량 레이더용 스위치 커패시터 시그마-델타 변조기 개발)

  • Ryu, Jee-Youl;Noh, Seok-Ho
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.14 no.8
    • /
    • pp.1887-1894
    • /
    • 2010
  • This paper proposes a new switched-capacitor sigma-delta modulator for automotive radars. Developed modulator is used to perform high-resolution analog-to-digital conversion (ADC) of high frequency band signal in a radar system. It has supply voltage of 2.7V, and has body-effect compensated switch configuration with low voltage and low distortion. The modulator has been implemented in a $0.25{\mu}m$ double-poly and triple-metal standard CMOS process, and it has die area of $1.9{\times}1.5mm^{2}$. It showed better total harmonic distortion of 20dB than the conventional bootstrapped circuit at the supply voltage of 2.7V.

Modeling of 18-Pulse STATCOM for Power System Applications

  • Singh, Bhim;Saha, R.
    • Journal of Power Electronics
    • /
    • v.7 no.2
    • /
    • pp.146-158
    • /
    • 2007
  • A multi-pulse GTO based voltage source converter (VSC) topology together with a fundamental frequency switching mode of gate control is a mature technology being widely used in static synchronous compensators (STATCOMs). The present practice in utility/industry is to employ a high number of pulses in the STATCOM, preferably a 48-pulse along with matching components of magnetics for dynamic reactive power compensation, voltage regulation, etc. in electrical networks. With an increase in the pulse order, need of power electronic devices and inter-facing magnetic apparatus increases multi-fold to achieve a desired operating performance. In this paper, a competitive topology with a fewer number of devices and reduced magnetics is evolved to develop an 18-pulse, 2-level $\pm$ 100MVAR STATCOM in which a GTO-VSC device is operated at fundamental frequency switching gate control. The inter-facing magnetics topology is conceptualized in two stages and with this harmonics distortion in the network is minimized to permissible IEEE-519 standard limits. This compensator is modeled, designed and simulated by a SimPowerSystems tool box in MATLAB platform and is tested for voltage regulation and power factor correction in power systems. The operating characteristics corresponding to steady state and dynamic operating conditions show an acceptable performance.