• Title/Summary/Keyword: thermal anneal

Search Result 77, Processing Time 0.026 seconds

Study on the Enhanced Specific Surface Area of Mesoporous Titania by Annealing Time Control: Gas Sensing Property (열처리 시간에 따른 메조기공 타이타니아의 비표면적 향상 연구: 가스센싱 특성 변화)

  • Hong, M.-H.;Park, Ch.-S.;Park, H.-H.
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.22 no.2
    • /
    • pp.21-26
    • /
    • 2015
  • Mesoporous ceramic materials were applied in various fields such as adsorbent and gas sensor because of low thermal conductivity and high specific surface area properties. This structure could be divided into open-pore structure and closed-pore structure. Although closed-pore structure mesoporous ceramic materials have higher mechanical property than open-pore structure, it has a restriction on the application because the increase of specific surface area is limited. So, in this work, specific surface area of closed-pore structure $TiO_2$ was increased by anneal time. As increased annealing time, crystallization and grain growth of $TiO_2$ skeleton structured material in mesoporous structure induced a collapse and agglomeration of pores. Through this pore structural change, pore connectivity and specific surface area could be enhanced. After anneal for 24 hrs, porosity was decreased from 36.3% to 34.1%, but specific surface area was increased from $48m^2/g$ to $156m^2/g$. CO gas sensitivity was also increased by about 7.4 times due to an increase of specific surface area.

Effect of RTA Treatment on $LiNbO_3$ MFS Memory Capacitors

  • Park, Seok-Won;Park, Yu-Shin;Lim, Dong-Gun;Moon, Sang-Il;Kim, Sung-Hoon;Jang, Bum-Sik;Junsin Yi
    • The Korean Journal of Ceramics
    • /
    • v.6 no.2
    • /
    • pp.138-142
    • /
    • 2000
  • Thin film $LiNbO_3$MFS (metal-ferroelectric-semiconductor) capacitor showed improved characteristics such as low interface trap density, low interaction with Si substrate, and large remanent polarization. This paper reports ferroelectric $LiNbO_3$thin films grown directly on p-type Si (100) substrates by 13.56 MHz RF magnetron sputtering system for FRAM (ferroelectric random access memory) applications. RTA (rapid thermal anneal) treatment was performed for as-deposited films in an oxygen atmosphere at $600^{\circ}C$ for 60sec. We learned from X-ray diffraction that the RTA treated films were changed from amorphous to poly-crystalline $LiNbO_3$which exhibited (012), (015), (022), and (023) plane. Low temperature film growth and post RTA treatments improved the leakage current of $LiNbO_3$films while keeping other properties almost as same as high substrate temperature grown samples. The leakage current density of $LiNbO_3$films decreased from $10^{-5}$ to $10^{-7}$A/$\textrm{cm}^2$ after RTA treatment. Breakdown electric field of the films exhibited higher than 500 kV/cm. C-V curves showed the clockwise hysteresis which represents ferroelectric switching characteristics. Calculated dielectric constant of thin film $LiNbO_3$illustrated as high as 27.9. From ferroelectric measurement, the remanent polarization and coercive field were achieved as 1.37 $\muC/\textrm{cm}^2$ and 170 kV/cm, respectively.

  • PDF

Effects of Wafer Cleaning and Heat Treatment in Glass/Silicon Wafer Direct Bonding (유리/실리콘 기판 직접 접합에서의 세정과 열처리 효과)

  • 민홍석;주영창;송오성
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.15 no.6
    • /
    • pp.479-485
    • /
    • 2002
  • We have investigated the effects of various wafers cleaning on glass/Si bonding using 4 inch Pyrex glass wafers and 4 inch silicon wafers. The various wafer cleaning methods were examined; SPM(sulfuric-peroxide mixture, $H_2SO_4:H_2O_2$ = 4 : 1, $120^{\circ}C$), RCA(company name, $NH_4OH:H_2O_2:H_2O$ = 1 : 1 : 5, $80^{\circ}C$), and combinations of those. The best room temperature bonding result was achieved when wafers were cleaned by SPM followed by RCA cleaning. The minimum increase in surface roughness measured by AFM(atomic force microscope) confirmed such results. During successive heat treatments, the bonding strength was improved with increased annealing temperatures up to $400^{\circ}C$, but debonding was observed at $450^{\circ}C$. The difference in thermal expansion coefficients between glass and Si wafer led debonding. When annealed at fixed temperatures(300 and $400^{\circ}C$), bonding strength was enhanced until 28 hours, but then decreased for further anneal. To find the cause of decrease in bonding strength in excessively long annealing time, the ion distribution at Si surface was investigated using SIMS(secondary ion mass spectrometry). tons such as sodium, which had been existed only in glass before annealing, were found at Si surface for long annealed samples. Decrease in bonding strength can be caused by the diffused sodium ions to pass the glass/si interface. Therefore, maximum bonding strength can be achieved when the cleaning procedure and the ion concentrations at interface are optimized in glass/Si wafer direct bonding.

RTA Effect on Transport Characteristics in Al0.25Ga0.75As/In0.2Ga0.8As pHEMT Epitaxial Structures Grown by Molecular Beam Epitaxy (MBE로 성장된 Al0.25Ga0.75As/In0.2Ga0.8As pHEMT 에피구조의 RTA에 따른 전도 특성)

  • Kim, Kyung-Hyun;Hong, Sung-Ui;Paek, Moon-Cheol;Cho, Kyung-Ik;Choi, Sang-Sik;Yang, Jeon-Wook;Shim, Kyu-Hwan
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.19 no.7
    • /
    • pp.605-610
    • /
    • 2006
  • We have investigated $Al_{0.25}Ga_{0.75}As/In_{0.2}Ga_{0.8}As$ structures for pseudomorphic high electron mobility transistor(pHEMT), which were grown by molecular beam epitaxy(MBE) and consequently annealed by rapid thermal anneal(RTA), using Hall measurement, photoluminescence, and transmission electron microscopy (TEM). According to intensity and full-width at half maximum maintained stable at the same energy level, the quantized energy level in $Al_{0.25}Ga_{0.75}As/In_{0.2}Ga_{0.8}As$ quantum wells was independent of the RTA conditions. However, the Hall mobility was decreased from $6,326cm^2/V.s\;to\;2,790cm^2/V.s\;and\;2,078cm^2/V.s$ after heat treatment respectively at $500^{\circ}C\;and\;600^{\circ}C$. The heat treatment which is indispensable during the fabrication procedure would cause catastrophic degradation in electrical transport properties. TEM observation revealed atomically non-uniform interfaces, but no dislocations were generated or propagated. From theoretical consideration about the mobility changes owing to inter-diffusion, the degraded mobility could be directly correlated to the interface scattering as long as samples were annealed below $600^{\circ}C$ lot 1 min.

Investigation of Ni/Cu Contact for Crystalline Silicon Solar Cells (결정질 실리콘 태양전지에 적용하기 위한 도금법으로 형성환 Ni/Cu 전극에 관한 연구)

  • Kim, Bum-Ho;Choi, Jun-Young;Lee, Eun-Joo;Lee, Soo-Hong
    • 한국신재생에너지학회:학술대회논문집
    • /
    • 2007.06a
    • /
    • pp.250-253
    • /
    • 2007
  • An evaporated Ti/Pd/Ag contact system is most widely used to make high-efficiency silicon solar cells, however, the system is not cost effective due to expensive materials and vacuum techniques. Commercial solar cells with screen-printed contacts formed by using Ag paste suffer from a low fill factor and a high shading loss because of high contact resistance and low aspect ratio. Low-cost Ni and Cu metal contacts have been formed by using electroless plating and electroplating techniques to replace the Ti/Pd/Ag and screen-printed Ag contacts. Ni/Cu alloy is plated on a silicon substrate by electro-deposition of the alloy from an acetate electrolyte solution, and nickel-silicide formation at the interface between the silicon and the nickel enhances stability and reduces the contact resistance. It was, therefore, found that nickel-silicide was suitable for high-efficiency solar cell applications. The Ni contact was formed on the front grid pattern by electroless plating followed by anneal ing at $380{\sim}400^{\circ}C$ for $15{\sim}30$ min at $N_{2}$ gas to allow formation of a nickel-silicide in a tube furnace or a rapid thermal processing(RTP) chamber because nickel is transformed to NiSi at $380{\sim}400^{\circ}C$. The Ni plating solution is composed of a mixture of $NiCl_{2}$ as a main nickel source. Cu was electroplated on the Ni layer by using a light induced plating method. The Cu electroplating solution was made up of a commercially available acid sulfate bath and additives to reduce the stress of the copper layer. The Ni/Cu contact was found to be well suited for high-efficiency solar cells and was successfully formed by using electroless plating and electroplating, which are more cost effective than vacuum evaporation. In this paper, we investigated low-cost Ni/Cu contact formation by electroless and electroplating for crystalline silicon solar cells.

  • PDF

Co-Deposition법을 이용한 Yb Silicide/Si Contact 및 특성 향상에 관한 연구

  • Gang, Jun-Gu;Na, Se-Gwon;Choe, Ju-Yun;Lee, Seok-Hui;Kim, Hyeong-Seop;Lee, Hu-Jeong
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2013.02a
    • /
    • pp.438-439
    • /
    • 2013
  • Microelectronic devices의 접촉저항의 향상을 위해 Metal silicides의 형성 mechanism과 전기적 특성에 대한 연구가 많이 이루어지고 있다. 지난 수십년에 걸쳐, Ti silicide, Co silicide, Ni silicide 등에 대한 개발이 이루어져 왔으나, 계속적인 저저항 접촉 소재에 대한 요구에 의해 최근에는 Rare earth silicide에 관한 연구가 시작되고 있다. Rare-earth silicide는 저온에서 silicides를 형성하고, n-type Si과 낮은 schottky barrier contact (~0.3 eV)를 이룬다. 또한, 비교적 낮은 resistivity와 hexagonal AlB2 crystal structure에 의해 Si과 좋은 lattice match를 가져 Si wafer에서 high quality silicide thin film을 성장시킬 수 있다. Rare earth silicides 중에서 ytterbium silicide는 가장 낮은 electric work function을 갖고 있어 낮은 schottky barrier 응용에서 쓰이고 있다. 이로 인해, n-channel schottky barrier MOSFETs의 source/drain으로써 주목받고 있다. 특히 ytterbium과 molybdenum co-deposition을 하여 증착할 경우 thin film 형성에 있어 안정적인 morphology를 나타낸다. 또한, ytterbium silicide와 마찬가지로 낮은 면저항과 electric work function을 갖는다. 그러나 ytterbium silicide에 molybdenum을 화합물로써 높은 농도로 포함할 경우 높은 schottky barrier를 형성하고 epitaxial growth를 방해하여 silicide film의 quality 저하를 야기할 수 있다. 본 연구에서는 ytterbium과 molybdenum의 co-deposition에 따른 silicide 형성과 전기적 특성 변화에 대한 자세한 분석을 TEM, 4-probe point 등의 다양한 분석 도구를 이용하여 진행하였다. Ytterbium과 molybdenum을 co-deposition하기 위하여 기판으로 $1{\sim}0{\Omega}{\cdot}cm$의 비저항을 갖는 low doped n-type Si (100) bulk wafer를 사용하였다. Native oxide layer를 제거하기 위해 1%의 hydrofluoric (HF) acid solution에 wafer를 세정하였다. 그리고 고진공에서 RF sputtering 법을 이용하여 Ytterbium과 molybdenum을 동시에 증착하였다. RE metal의 경우 oxygen과 높은 반응성을 가지므로 oxidation을 막기 위해 그 위에 capping layer로 100 nm 두께의 TiN을 증착하였다. 증착 후, 진공 분위기에서 rapid thermal anneal(RTA)을 이용하여 $300{\sim}700^{\circ}C$에서 각각 1분간 열처리하여 ytterbium silicides를 형성하였다. 전기적 특성 평가를 위한 sheet resistance 측정은 4-point probe를 사용하였고, Mo doped ytterbium silicide와 Si interface의 atomic scale의 미세 구조를 통한 Mo doped ytterbium silicide의 형성 mechanism 분석을 위하여 trasmission electron microscopy (JEM-2100F)를 이용하였다.

  • PDF

The Improvement of Electrical Characteristics of Inkjet-printed Cu films with Stress Relaxation during Thermal Treatment (잉크젯 프린팅된 Cu 박막의 응력해소를 통한 전기적 특성 개선)

  • Yi, Seol-Min;Joo, Young-Chang
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.21 no.4
    • /
    • pp.57-62
    • /
    • 2014
  • Using flexible bismaleimide-triazine co-polymer as a substrate, inkjet-printed Cu films were also investigated for low-cost and process feasibility of flexible electronics. After annealing at $200^{\circ}C$ for 1 h under various reducing ambient, surface color was changed to red and electrical resistivity was decreased to the level of conductor under formic acid ambient. However, its resistivity was much higher than conventional copper films due to surface crack. In order to reduce the residual film stress after annealing, additional isothermal treatment was inserted before anneal hiring the stress relaxation applied in processes of amorphous materials. As a result, no surface crack was observed and electrical resistivity of $3.4{\mu}{\Omega}cm$ was measured after annealing at $230^{\circ}C$ with stress relaxation while electrical resistivity of $7.4{\mu}{\Omega}cm$ was observed after normal annealing without relaxation. The effect of stress relaxation was also confirmed by observing surface crack after decreasing the relaxation time to 0 min.

A Study on Improvement and Degradation of Si/SiO2 Interface Property for Gate Oxide with TiN Metal Gate

  • Lee, Byung-Hyun;Kim, Yong-Il;Kim, Bong-Soo;Woo, Dong-Soo;Park, Yong-Jik;Park, Dong-Gun;Lee, Si-Hyung;Rho, Yong-Han
    • Transactions on Electrical and Electronic Materials
    • /
    • v.9 no.1
    • /
    • pp.6-11
    • /
    • 2008
  • In this study, we investigated effects of hydrogen annealing (HA) and plasma nitridation (PN) applied in order to improve $Si/SiO_2$ interface characteristics of TiN metal gate. In result, HA and PN showed a positive effect decreasing number of interface state $(N_{it})$ respectively. After FN stress for verifying reliability, however, we identified rapid increase of $N_{it}$ for TiN gate with HA, which is attributed to hydrogen related to a change of $Si/SiO_2$ interface characteristic. In contrast to HA, PN showed an improved Nit and gate oxide leakage characteristic due to several possible effects, such as blocking of Chlorine (Cl) diffusion and prevention of thermal reaction between TiN and $SiO_2$.

Residual Metal Evolution with Pattern Density in Cobalt Nickel Composite Silicide Process (코발트 니켈 복합 실리사이드 공정에서 하부 형상에 따른 잔류 금속의 형상 변화)

  • Song, Oh-Sung;Kim, Sang-Yeop
    • Journal of the Korea Academia-Industrial cooperation Society
    • /
    • v.6 no.3
    • /
    • pp.273-277
    • /
    • 2005
  • We prepared $0.25\~l.5um$ poly silicon gate array test group with $SiO_2$ spacers in order to employ NiCo composite salicide process from 15nm Ni/15nm Co/poly structure. We investigate the residual metal shape evolution by varying the rapid thermal silicide anneal temperature from $700^{\circ}C\;to\;1100^{\circ}C$. We observed the residual metals agglomerated into maze type and line type on $SiO_2$ field and silicide gate, respectively as temperature increased. We propose that lower silicide temperature would be favorable in newly proposed NiCo salicide in order to lessen the agglomeration causing the leakage and scum formation.

  • PDF

Design of a 40 channel SQUID system (40채널 SQUID 시스템의 설계)

  • Lee, Y.H.;Kim, J.M.;Kwon, H.C.;Lim, C.M.;Lee, S.K.;Park, Y.K.;Park, J.C.;Lee, D.H.;Shin, J.K.;Ahn, C.B.;Park, M.S.;Hur, Y.;Hong, J.B.
    • Proceedings of the KOSOMBE Conference
    • /
    • v.1998 no.11
    • /
    • pp.191-192
    • /
    • 1998
  • We report on the design of a low-noise 40 channel SQUID system for biomagnetism. We used low-noise SQUID sensor with the pickup coil integrated on the same wafer as the SQUID. The SQUID electronics were simplified by increasing the voltage output of the SQUID. The SQUID insert was designed to have low thermal load, minimizing the liquid helium loss. The digital signal processing provides versatile analysis tools and the software is based on the object-oriented programming. For the effective localization of the source location, solutions of the inverse problems based on the lead-field and the simulated anneal ins were studied.

  • PDF