• JOURNAL OF ELECTRICAL WORLD
• /
• no.11 s.83
• /
• pp.30-34
• /
• 1983

• Journal of Power Electronics
• /
• v.16 no.4
• /
• pp.1268-1276
• /
• 2016

A triode for alternating current (TRIAC) dimming light emitting diode (LED) driver, which adopts a variable switched capacitor for LED dimming and LED power regulation, is proposed in this paper. The proposed LED driver is power efficient, reliable, and long lasting because of the TRIAC switch that serves as its main switch. Similar to previous TRIAC dimmers for lamps, turn-on timing of a TRIAC switch can be controlled by a volume resistor, which modulates the equivalent capacitance of the proposed variable switched capacitor. Thus, LED power regulation against source voltage variation and LED dimming control can be achieved by the proposed LED driver while meeting the global standards for power factor (PF) and total harmonic distortion (THD). The long life and high power efficiency of the proposed LED driver make it appropriate for industrial lighting applications, such as those for streets, factories, parking garages, and emergency stairs. The detailed analysis of the proposed LED driver and its design procedure are presented in this paper. A prototype of 80 W was fabricated and verified by experiments, which showed that the efficiency, PF, and THD at V_s = 220 V are 93.8%, 0.95, and 22.5%, respectively; 65 W of LED dimming control was achieved with the volume resistor, and the LED power variation was well mitigated below 3.75% for 190 V < V_s < 250 V.

• Journal of Power Electronics
• /
• v.18 no.4
• /
• pp.1051-1066
• /
• 2018

This study presents a novel step-up switched capacitor multilevel inverter (SCMLI) structure. The proposed structure comprises 2 unequal DC voltage sources, 4 capacitors, and 14 unidirectional power switches. It can synthesize 21 output voltage levels. The important features of the proposed topology are its self-voltage boosting and inherent capacitor voltage balancing capabilities. Furthermore, a cascaded structure of the proposed SCMLI with an asymmetric DC voltage source configuration is presented. The proposed topology and its cascaded structure are compared with conventional and other recently developed topologies in terms of different aspects, such as the required components to produce a specific number of output voltage levels, the total standing voltage (TSV) and peak inverse voltage of the structure, and the maximum number of switches in the conducting path. Furthermore, a cost function is developed to verify the cost-effectiveness of the proposed topology with respect to other topologies. The TSV of the proposed topology is significantly lower than those of other topologies. Moreover, the developed topology is cost-effective compared with other topologies. A detailed operating principle, power loss analysis, and selection procedure for switched capacitors are presented for the proposed SCMLI structure. Extensive simulation and experimental studies of a 21-level inverter structure prove the effectiveness and merits of the proposed SCMLI.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.14 no.1
• /
• pp.197-204
• /
• 2010

This paper proposes a new body-effect compensated switch configuration for low voltage and low distortion switched-capacitor (SC) applications. The proposed circuit allows rail-to-rail switching operation for low voltage SC circuits and has better total harmonic distortion than the conventional bootstrapped circuit by 19 dB. A 2-1 cascaded sigma-delta modulator is provided for performing the high-resolution analog-to-digital conversion on audio codec in a communication transceiver. An experimental prototype for a single-stage folded-cascode operational amplifier (opamp) and a 2-1 cascaded sigma-delta modulator has been implemented m a 0.25 micron double-poly, triple-metal standard CMOS process with 2.7 V of supply voltage. The 1% settling time of the opamp is measured to be 560 ns with load capacitance of 16 pF. The experimental testing of the sigma-delta modulator with bit-stream inspection and analog spectrum analyzing plot is performed. The die size is $1.9{\times}1.5\;mm$.

• Journal of Power Electronics
• /
• v.16 no.5
• /
• pp.1629-1638
• /
• 2016

Differential power processing (DPP) systems are among the most effective architectures for photovoltaic (PV) power systems because they are highly efficient as a result of their distributed local maximum power point tracking ability, which allows the fractional processing of the total generated power. However, DPP systems require a high-efficiency, high step-up/down bidirectional converter with broad operating ranges and galvanic isolation. This study proposes a single, magnetic, high-efficiency, high step-up/down bidirectional DC-DC converter. The proposed converter is composed of a bidirectional flyback and a bidirectional isolated switched-capacitor cell, which are competitively cheap. The output terminals of the flyback converter and switched-capacitor cell are connected in series to obtain the voltage step-up. In the reverse power flow, the converter reciprocally operates with high efficiency across a broad operating range because it uses hard switching instead of soft switching. The proposed topology achieves a genuine on-off interleaved energy transfer at the transformer core and windings, thus providing an excellent utilization ratio. The dynamic characteristics of the converter are analyzed for the controller design. Finally, a 240 W hardware prototype is constructed to demonstrate the operation of the bidirectional converter under a current feedback control loop. To improve the efficiency of a PV system, the maximum power point tracking method is applied to the proposed converter.

• Journal of Sensor Science and Technology
• /
• v.25 no.5
• /
• pp.326-332
• /
• 2016

A novel CMOS temperature sensor with binary output is implemented by using fully differential switched-capacitor circuits for resistorless implementation of the temperature sensor core. Temperature sensing is based on the temperature characteristics of the pn diodes implemented by substrate pnp transistors fabricated using standard CMOS processes. The binary outputs are generated by using the charge-balance principle that eliminates the division operation of the PTAT voltage by the bandgap reference voltage. The chip was designed in a MagnaChip $0.35-{\mu}m$ CMOS process, and the designed circuit was verified using Spectre circuit simulations. The verified circuit was laid out in an area of $950{\mu}m{\times}557 {\mu}m$ and is currently under fabrication.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.14 no.1
• /
• pp.70-82
• /
• 2014

A nano-power CMOS voltage reference is proposed in this paper. Through a combination of switched-capacitor technology with the body effect in MOSFETs, the output voltage is defined as the difference between two gate-source voltages using only a single PMOS transistor operated in the subthreshold region, which has low sensitivity to the temperature and supply voltage. A low output, which breaks the threshold restriction, is produced without any subdivision of the components, and flexible trimming capability can be achieved with a composite transistor, such that the chip area is saved. The chip is implemented in $0.18{\mu}m$ standard CMOS technology. Measurements show that the output voltage is approximately 123.3 mV, the temperature coefficient is $17.6ppm/^{\circ}C$, and the line sensitivity is 0.15 %/V. When the supply voltage is 1 V, the supply current is less than 90 nA at room temperature. The area occupation is approximately $0.03mm^2$.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2006.05a
• /
• pp.906-909
• /
• 2006

This paper proposes a new body-effect compensated switch configuration for low voltage and low distortion switched-capacitor (SC) applications. The proposed circuit allows rail-to-rail switching operation for low voltage SC circuits and has better total harmonic distortion than the conventional bootstrapped circuit by 19 dB. A 2-1 cascaded sigma-delta modulator is provided for performing the high-resolution analog-to-digital conversion on audio codec in a communication transceiver. An experimental prototype for a single-stage folded-cascode operational amplifier (opamp) and a 2-1 cascaded sigma-delta modulator has been implemented in a 0.25 micron double-poly, triple-metal standard CMOS process with 2.7 V of supply voltage.

• Journal of Power Electronics
• /
• v.18 no.1
• /
• pp.11-22
• /
• 2018

This paper presents a single switch, high step-up, non-isolated dc-dc converter suitable for renewable energy applications. The proposed converter is composed of a coupled inductor, a passive clamp circuit, a switched capacitor and voltage lift circuits. The passive clamp recovers the leakage inductance energy of the coupled inductor and limits the voltage spike on the switch. The configuration of the passive clamp and switched capacitor circuit increases the voltage gain. A wide continuous conduction mode (CCM) operation range, a low turn ratio for the coupled inductor, low voltage stress on the switch, switch turn on under almost zero current switching (ZCS), low voltage stress on the diodes, leakage inductance energy recovery, high efficiency and a high voltage gain without a large duty cycle are the benefits of this converter. The steady state operation of the converter in the continuous conduction mode (CCM) and discontinuous conduction mode (DCM) is discussed and analyzed. A 200W prototype converter with a 28V input and a 380V output voltage is implemented and tested to verify the theoretical analysis.

• Journal of Power Electronics
• /
• v.19 no.1
• /
• pp.24-33
• /
• 2019

A new modeling method for AC-AC switched capacitor converters (SCCs) is introduced in this study. The proposed analytical method aims to accurately describe the input-output characteristics of AC-AC SCCs and establish a mathematical model for static voltage conversion ratio and equivalent resistance, which are key performance metrics for SCCs. A quantitative analysis of converter regulation capability is addressed on the basis of the modeling method. In this analysis, the effects of the control parameters and individual components on SCCs are illustrated extensively. Component stresses, such as the peak value and transient variation of the voltage/current of the converter, are also presented. The effectiveness of the proposed method is verified by comparing it with the existing modeling method and applying it to an AC-AC SCC with a conversion ratio of three. Two 1 kW prototypes are built in a laboratory, and their experimental results exhibit good agreement with the theoretical analysis.