• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2004.07b
• /
• pp.1239-1243
• /
• 2004

A novel voltage-current reference circuit for stable voltage-current applications is Proposed. Circuits for a positive and for a negative voltage-current reference are presented and are designed with commercial CMOS technology. The voltage-current reference that is stable over ambient temperature variations is an important component of most data acquisition systems. These results are verified by the HSPICE simulation $0.8{\mu}m$ parameter. As the result, the temperature dependency of output voltage and output current each is $0.57mV/^{\circ}C$, $0.11{\mu}A/^{\circ}C$ and the power dissipation is 1.8 mV on 5V supply voltage.

• Proceedings of the KIPE Conference
• /
• 2002.07a
• /
• pp.754-758
• /
• 2002

In the fuel-cell electric vehicle system, the low-voltage output of unit fuel-cell demands a number of cells to be stacked In series to produce a DC link voltage which is high enough to drive the vehicle inverter system. However, this increases the complexity of the fuel-cell control system. This paper presents a design of high-efficiency boost converter employing the average current-mode control, which is able to convert a low voltage of a fuel-cell generator with a small number of unit cells to a stable and high DC link voltage for electric vehicle applications.

• Journal of Power Electronics
• /
• v.10 no.6
• /
• pp.673-679
• /
• 2010

Input-series-output-parallel (ISOP) connected DC-DC converters enable low voltage rating switches to be used in high voltage input applications. In this paper, a DSP is adopted to generate digital phase-shifted PWM signals and to fulfill the closed-loop control function for ISOP connected two full-bridge DC-DC converters. Moreover, a stable output current sharing control strategy is proposed for the system, with which equal sharing of the input voltage and the load current can be achieved without any input voltage control loops. Based on small signal analysis with the state space average method, a loop gain design with the proposed scheme is made. Compared with the conventional IVS scheme, the proposed strategy leads to simplification of the output voltage regulator design and better static and dynamic responses. The effectiveness of the proposed control strategy is verified by the simulation and experimental results of an ISOP system made up of two full-bridge DC-DC converters.

• The Transactions of the Korean Institute of Electrical Engineers B
• /
• v.53 no.6
• /
• pp.359-367
• /
• 2004

The switched reluctance motor(SRM) has considerable potential for industrial applications because of its high result lily as a result of the absence of rotor windings. In some applications with SRM, paralleling strategy is often used for cost saving, increasing of current capacity and system reliability. A SRM inverter has very low ,switching frequency. This results in reducing the burden for a high-speed of the gate-amp interface circuit. and the linearity of optocoupler is used to protect the instantaneous peak current for the stable operation. In this paper, series resistor is used to equal the current sharing of each switching device and a linear gate-amp is proposed to protect the instantaneous peak current which occurs in transient state. The proposed paralleling strategy is verified by experimental results.

• Journal of Power Electronics
• /
• v.17 no.4
• /
• pp.1071-1087
• /
• 2017

This paper introduces a DC/AC converter, which can be connected in parallel with a diode rectifier for regenerative applications. The DC/AC converter is supposed to transmit regenerative energy to the power grid when a motor is braking. Isolation transformers are not needed in the topology, which can reduce the size and cost. An analysis of the zero-order current existing in the system is carried out. In addition, algorithms to minimize the zero-order current, control the power factor and keep the DC bus voltage stable are discussed. A 55kW industrial prototype is built to verify the proposed analysis and control strategies.

• Journal of Power Electronics
• /
• v.9 no.2
• /
• pp.133-145
• /
• 2009

In this paper a modular high performance MV-to-LV rectifier based on a cascaded H-bridge rectifier is presented. The proposed rectifier can directly connect to the medium voltage levels and provide a low-voltage and highly-stable DC interface with the consumer applications. The input stage eliminates the necessity for heavy and bulky step-down transformers. It corrects the input power factor and maintains the voltage balance among the individual DC buses. The second stage includes the high frequency parallel-output DC/DC converters which prepares the galvanic isolation, regulates the output voltage, and attenuates the low frequency voltage ripple ($2f_{line}$) generated by the first stage. The parallel-output converters can work in interleaving mode and the active load-current sharing technique is utilized to balance the load power among them. The detailed analysis for modeling and control of the proposed structure is presented. The validity and performance of the proposed topology is verified by simulation and experimental results.

• Proceedings of the KIPE Conference
• /
• 2003.07a
• /
• pp.115-120
• /
• 2003

In a motor driving, the current rate is directly related to the rate of a switching device and in cost reduction, the parallel switching operation is the alternatives because it has the smaller current rate through current division. There are many investigations for the parallel switching operations to equaling the current division. However it remains many problems for practical usage. The reason is that the switching characteristics are mainly relied on the different saturation voltage of each device etc. and these factors are not altered by circuit designer. In order to compensate this problem, a proper resistance is experimently inserted to the switching device. But this method can not be the optimal solution. Therefore this paper proposes a new parallel operation which uses a parallel phase winding to remove the traditional effect of switching device such as saturation voltage according to the division of current. Also the reliable and stable driving is improved through experiments and the detailed principles.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.67 no.4
• /
• pp.549-553
• /
• 2018

The applications of the pulse power technology are expanding and the necessity of a large current switch as a core component of pulsed power is increasing. A trigger gap switch composed of three electrodes was fabricated and the discharge characteristics were studied according to the change of the pressure, the shape of the main electrode, and the gap distance when the trigger pulse was applied. As a main result, the stable operation range was confirmed through the discharge inception voltage according to the gap distance and electric field analysis was performed in the same structure to confirm the electric field value of the discharge inception voltage.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.17 no.2
• /
• pp.265-270
• /
• 2017

4H-SiC has attracted attention for high-power and high-temperature metal-oxide-semiconductor field-effect transistors (MOSFETs) for industrial and automotive applications. The gate oxide in the 4H-SiC MOS system is important for switching operations. Above $1000^{\circ}C$, thermal oxidation initiates $SiO_2$ layer formation on SiC; this is one advantage of 4H-SiC compared with other wide band-gap materials. However, if post-deposition annealing is not applied, thermally grown $SiO_2$ on 4H-SiC is limited by high oxide charges due to carbon clusters at the $SiC/SiO_2$ interface and near-interface states in $SiO_2$; this can be resolved via low-temperature deposition. In this study, low-temperature $SiO_2$ deposition on a Si substrate was optimized for $SiO_2/4H-SiC$ MOS capacitor fabrication; oxide formation proceeded without the need for post-deposition annealing. The $SiO_2/4H-SiC$ MOS capacitor samples demonstrated stable capacitance-voltage (C-V) characteristics, low voltage hysteresis, and a high breakdown field. Optimization of the treatment process is expected to further decrease the effective oxide charge density.

• Korean Journal of Chemical Engineering
• /
• v.35 no.12
• /
• pp.2496-2503
• /
• 2018

The short-term stability of high efficiency polymer : nonfullerene solar cells was investigated by employing a quick (ten cycles) current density-voltage (J-V) cycling method. Polymer : nonfullerene solar cells with initial power conversion efficiency (PCE) of >10% were fabricated using bulk heterojunction (BHJ) films of poly[(2,6-(4,8-bis(5-(2-ethylhexyl)thiophen-2-yl)-benzo[1,2-b:4,5b']dithiophene))-alt-(5,5-(1',3'-di-2-thienyl-5,7'-bis(2-ethylhexyl)benzo[1',2'-c:4',5'-c']dithiophene-4,8-dione))] (PBDB-T) and 3,9-bis(2-methylene-((3-(1,1-dicyanomethylene)-6/7-methyl)-indanone))-5,5,11,11-tetrakis(4-hexylphenyl)-dithieno[2,3-d:2',3'-d']-s-indaceno[1,2-b:5,6-b']dithiophene (IT-M). One set of the BHJ (PBDB-T : IT-M) films was thermally annealed at $160^{\circ}C$ for 30min, while another set was used without any thermal treatment after spin-coating. The quick J-V scan (cycling) measurement disclosed that the PCE decay was relatively slower for the annealed BHJ layers than the unannealed (as-cast) BHJ layers. As a result, after ten cycles, the annealed BHJ layers delivered higher PCE than the unannealed BHJ layers due to higher and more stable trend in fill factor. The present quick J-V cycling method is simple but expected to be useful for the prediction of short-term stability in organic solar cells.