• Applied Chemistry for Engineering
• /
• v.24 no.1
• /
• pp.1-9
• /
• 2013

As the medical paradigm is changing from disease treatment to disease prevention and an early diagonosis, the demand to develop techniques for the detection of minute concentrations of biomolecules is increasing. Among the various techniques to sense the minute concentration of biomolecules, the biosensors utilizing the matured semiconductor techniques are presented here. To understand such biosensors, the structure and working principle of a MOSFET (Metal-oxide-semiconductor field-effect transistor) which is the basic semiconductor device is firstly introduced, and then the ISFET (Ion sensitive FET), BioFET (Biologically modified FET), Nanowire FET, and IFET (Ionic FET) are introduced, and their applications to biomedical fields are discussed.

• Transactions on Electrical and Electronic Materials
• /
• v.14 no.3
• /
• pp.156-159
• /
• 2013

The electrical properties of ZnO nanowire field effect transistors (FETs) have been investigated depending on various diameters of nanowires. The ZnO nanowires were synthesized with an Au catalyst on c-plane $Al_2O_3$ substrates using hot-walled pulsed laser deposition (HW-PLD). The nanowire FETs are fabricated by conventional photo-lithography. The diameter of ZnO nanowires is simply controlled by changing the thickness of the Au catalyst metal, which is confirmed by FE-SEM. It has been clearly observed that the ZnO nanowires showed different diameters simply depending on the thickness of the Au catalyst. As the diameter of ZnO nanowires increased, the threshold voltage of ZnO nanowires shifted to the negative direction systematically. The results are attributed to the difference of conductive layer in the nanowires with different diameters of nanowires, which is simply controlled by changing the catalyst thickness. The results show the possibility for the simple method of the fabrication of nanowire logic circuits using enhanced and depleted mode.

• Journal of the Semiconductor & Display Technology
• /
• v.19 no.4
• /
• pp.94-98
• /
• 2020

The core/shell of nanowires (NWs) with Cu-doped CdSe quantum dots were fabricated as an electron transport layer (ETL) for perovskite solar cells, based on ZnO/TiO2 arrays. We presented CdSe with Cu2+ dopants that were synthesized by a colloidal process. An improvement of the recombination barrier, due to shell supplementation with Cu-doped CdSe quantum dots. The enhanced cell steady state was attributable to TiO2 with Cu-doped CdSe QD supplementation. The mechanism of the recombination and electron transport in the perovskite solar cells becoming the basis of ZnO/TiO2 arrays was investigated to represent the merit of core/shell as an electron transport layer in effective devices.

• Journal of the Semiconductor & Display Technology
• /
• v.19 no.3
• /
• pp.36-42
• /
• 2020

Silver nanowire (AgNW) random-meshes with high transmittance, low sheet resistance, and high oxidation stability and flexibility were fabricated using solution-based processes. The random-mesh structure was obtained by forming bubbles whose sizes and densities were controlled using a corona treatment of polyethylene terephthalate (PET) substrates. To reduce the sheet resistance of the fabricated AgNW electrode, a washing process using ethanol solution was performed. In addition, nickel (Ni) was coated on AgNW to improve resistance to oxidation. The effects of corona treatment and Ni-coating on the transmittance, sheet resistance, oxidation stability, and flexibility of the AgNW electrodes were investigated.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.10 no.2
• /
• pp.152-159
• /
• 2010

We propose a semi-analytical current conduction model for depletion-mode n-type nanowire field-effect transistors (NWFETs) with top-gate structure. The NWFET model is based on an equivalent circuit consisting of two back-to-back Schottky diodes for the metal-semiconductor (MS) contacts and the intrinsic top-gate NWFET. The intrinsic top-gate NWFET model is derived from the current conduction mechanisms due to bulk charges through the center neutral region as well as of accumulation charges through the surface accumulation region, based on the electrostatic method, and thus it includes all current conduction mechanisms of the NWFET operating at various top-gate bias conditions. Our previously developed Schottky diode model is used for the MS contacts. The newly developed model is integrated into ADS, in which the intrinsic part of the NWFET is developed by utilizing the Symbolically Defined Device (SDD) for an equation-based nonlinear model. The results simulated from the newly developed NWFET model reproduce considerably well the reported experimental results.

• Journal of the Semiconductor & Display Technology
• /
• v.20 no.2
• /
• pp.73-76
• /
• 2021

This thesis described the optical and electrical properties of the alternating current powder electroluminescent device based on Ag nanowire as a transparent electrode. The Ag nanowire electrode showed the morphology of 20 nm in diameter and 15 ㎛ in length. The transparent electroluminescent devices that were fabricated using the nanomilled ZnS : Cu, Mn phosphor by bar-coating process showed the transmittance of 67%. In order to improve the luminous efficiency, it is necessary to apply the transparent dielectric layer and increase the amount of the nanophosphor while maintaining the transmittance.

• Bulletin of the Korean Chemical Society
• /
• v.23 no.11
• /
• pp.1519-1523
• /
• 2002

A procedure for preparing semiconductor/metal nanowire arrays is described, based on a template method which entails electrochemical deposition into nanometer-wide parallel pores of anodic aluminum oxide films on aluminum. Aligned CdS/Co heterostructured nanowires have been prepared by ac electrodeposition in the anodic aluminum oxide templates. By varying the preparation conditions, a variety of CdS/Co nanowire arrays were fabricated, whose dimensional properties could be adjusted.

• KIEE International Transactions on Electrophysics and Applications
• /
• v.3C no.2
• /
• pp.66-69
• /
• 2003

Various semiconductor nanowires such as GaN, GaP, InP, Si$_3$N$_4$, SiO$_2$/Si, and SiC were coated conformally with aluminum oxide (Al$_2$O$_3$) layers by atomic layer deposition (ALD) using trimethylaluminum (TMA) and distilled water ($H_2O$) at a temperature of 20$0^{\circ}C$. Transmission electron microscopy (TEM) revealed that A1203 cylindrical shells conformally coat the semiconductor nanowires. This study suggests that the ALD of $Al_2$O$_3$ on nanowires is a promising method for preparing cylindrical dielectric shells for coaxially gated nanowire field-effect transistors.

• Korean Journal of Materials Research
• /
• v.20 no.1
• /
• pp.25-30
• /
• 2010

Si nanowire/multiwalled carbon nanotube nanocomposite arrays were synthesized. Vertically aligned Si nanowire arrays were fabricated by Ag nanodendrite-assisted wet chemical etching of n-type wafers using $HF/AgNO_3$ solution. The composite structure was synthesized by formation of a sheath of carbon multilayers on a Si nanowire template surface through a thermal CVD process under various conditions. The results of Raman spectroscopy, scanning electron microscopy, and high resolution transmission electron microcopy demonstrate that the obtained nanocomposite has a Si nanowire core/carbon nanotube shell structure. The remarkable feature of the proposed method is that the vertically aligned Si nanowire was encapsulated with a multiwalled carbon nanotube without metal catalysts, which is important for nanodevice fabrication. It can be expected that the introduction of Si nanowires into multiwalled carbon nanotubes may significantly alter their electronic and mechanical properties, and may even result in some unexpected material properties. The proposed method possesses great potential for fabricating other semiconductor/CNT nanocomposites.

• Journal of the Korean Society for Precision Engineering
• /
• v.30 no.1
• /
• pp.128-133
• /
• 2013

Si Nanowire (Si-NW) arrays were fabricated by top-down method. A relatively simple method is suggested to fabricate suspended silicon nanowire arrays. This method allows for the production of suspended silicon nanowire arrays using anisotropic wet etching and conventional MEMS method of SOI (Silicon-On-Insulator) wafer. The dimensions of the fabricated nanowire arrays with the proposed method were evaluated and their effects on the Field Effect Transistor (FET) characteristics were discussed. Current-voltage (I-V) characteristics of the device with nanowire arrays were measured using a probe station and a semiconductor analyzer. The electrical properties of the device were characterized through leakage current, dielectric property, and threshold voltage. The results implied that the electrical characteristics of the fabricated device show the potential of being ion-selective field effect transistors (ISFETs) sensors.