• Title/Summary/Keyword: semiconductor material

Search Result 1,722, Processing Time 0.028 seconds

A New Vehicle Dispatching in Semiconductor Intra-Bay Material Handling System (반도체 Intra-Bay 물류시스템에서의 차량 배차)

  • Koo, Pyung-Hoi;Suh, Jung-Dae;Jang, Jae-Jin
    • IE interfaces
    • /
    • v.16 no.spc
    • /
    • pp.93-98
    • /
    • 2003
  • This paper addresses an AGV dispatching problem in semiconductor clean-room bays where AGVs move cassettes of wafers between machines or machines and a central buffer. Since each machine in a bay has a local buffer of limited capacity, material flow should be controlled in a careful way to maintain high system performance. It is regarded that two most important performance measures in a semiconductor bay are throughput rate and lead-time. The throughput rate is determined by a bottleneck resource and the lead-time depends on smooth material flow in the system. This paper presents an AGV dispatching procedure based on the concept of theory of constraints (TOC), by which dispatching decisions are made to utilize the bottleneck resource at the maximum level and to smooth the flow of material. The new dispatching procedure is compared with existing dispatching rules through simulation experiments.

The Elimination Characteristics by Impressed Voltage of Holography Grating in Chacogenide Thin Film

  • Lee Ki-Nam;Yeo Cheol-Ho;Yang Sung-Jun;Chung Hong-Bay
    • Transactions on Electrical and Electronic Materials
    • /
    • v.5 no.6
    • /
    • pp.219-222
    • /
    • 2004
  • This paper discovers that there are some peculiar properties that can remove holography grating, which was made in chacogenide thin film by impressed voltage. The thin films were used are $As_{40}Ge_{10}Se_{15}S_{35}$, and we use He-Ne laser in order to form thin films. I-V curved line in a thin film before a lattice was made has the critical point, about 3.7 V. Moreover, the I-V curved line increased current intensity at over 4 V after it made thin film. In addition, while holography grating is being made, and when it has the highest diffraction efficiency, a lattice can be deleted if put more voltage into it.

Data Retention Time and Electrical Characteristics of Cell Transistor According to STI Materials in 90 nm DRAM

  • Shin, S.H.;Lee, S.H.;Kim, Y.S.;Heo, J.H.;Bae, D.I.;Hong, S.H.;Park, S.H.;Lee, J.W.;Lee, J.G.;Oh, J.H.;Kim, M.S.;Cho, C.H.;Chung, T.Y.;Kim, Ki-Nam
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.3 no.2
    • /
    • pp.69-75
    • /
    • 2003
  • Cell transistor and data retention time characteristics were studied in 90 nm design rule 512M-bit DRAM, for the first time. And, the characteristics of cell transistor are investigated for different STI gap-fill materials. HDP oxide with high compressive stress increases the threshold voltage of cell transistor, whereas the P-SOG oxide with small stress decreases the threshold voltage of cell transistor. Stress between silicon and gap-fill oxide material is found to be the major cause of the shift of the cell transistor threshold voltage. If high stress material is used for STI gap fill, channel-doping concentration can be reduced, so that cell junction leakage current is decreased and data retention time is increased.

Study on Characteristic difference of Semiconductor Radiation Detectors fabricated with a wet coating process

  • Choi, Chi-Won;Cho, Sung-Ho;Yun, Min-Suk;Kang, Sang-Sik;Park, Ji-Koon;Nam, Sang-Hee
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2006.06a
    • /
    • pp.192-193
    • /
    • 2006
  • The wet coating process could easily be made from large area film with printing paste mixed with semiconductor and binder material at room temperature. Semiconductor film fabricated about 25mm thickness was evaluated by field emissions-canning electron microscopy (FE-SEM). X-ray performance data such as dark current, sensitivity and signal to noise ratio (SNR) were evaluated. The $Hgl_2$ semiconductor was shown in much lower dark current than the others, but the best sensitivity. In this paper, reactivity and combination character of semiconductor and binder material that affect electrical and X-ray detection properties would prove out though experimental results.

  • PDF

Trends of Power Semiconductor Device (전력 반도체의 개발 동향)

  • Yun, Chong-Man
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2004.11a
    • /
    • pp.3-6
    • /
    • 2004
  • Power semiconductor devices are being compact, high performance and intelligent thanks to recent remarkable developments of silicon design, process and related packaging technologies. Developments of MOS-gate transistors such as MOSFET and IGBT are dominant thanks to their advantages on high speed operation. In conjunction with package technology, silicon technologies such as trench, charge balance and NPT will support future power semiconductors. In addition, wide band gap material such as SiC and GaN are being studies for next generation power semiconductor devices.

  • PDF

Computer Modeling and characteristics of MFMIS devices Using Ferroelectric PZT Thin Film (강유전체 PZT박막을 이용한 MFMIS소자의 모델링 및 특성에 관한 시뮬레이션 연구)

  • 국상호;박지온;문병무
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.13 no.3
    • /
    • pp.200-205
    • /
    • 2000
  • This paper describes the structure modeling and operation characteristics of MFMIS(metal-ferroelectric-metal-insulator-semiconductor) device using the Tsuprem4 which is a semiconductor device tool by Avanti. MFMIS device is being studied for nonvolatile memory application at various semiconductor laboratory but it is difficult to fabricate and analyze MFMIS devices using the semiconductor simulation tool: Tsuprem4, medici and etc. So the new library and new materials parameters for adjusting ferroelectric material and platinum electrodes in the tools are studied. In this paper structural model and operation characteristics of MFMIS devices are measured, which can be easily adopted to analysis of MFMIS device for nonvolatile memory device application.

  • PDF

Novel Robust Structure and High k Dielectric Material for 90 nm DRAM Capacitor

  • Park, Y.K.;Y.S. Ahn;Lee, K.H.;C.H. Cho;T.Y. Chung;Kim, Kinam
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.3 no.2
    • /
    • pp.76-82
    • /
    • 2003
  • The robust stack storage node and sufficient cell capacitance for high performance is indispensable for 90 nm DRAM capacitor. For the first time, we successfully demonstrated MIS capacitor process integration for 90 nm DRAM technology. Novel cell layout and integration technology of 90 nm DRAM capacitor is proposed and developed, and it can be extended to the next generation DRAM. Diamond-shaped OCS with 1.8 um stack height is newly developed for large capacitor area with better stability. Furthermore, the novel $Al_2O_3/HfO_2$ dielectric material with equivalent oxide thickness (EOT) of 25 ${\AA}$ is adopted for obtaining sufficient cell capacitance. The reliable cell capacitance and leakage current of MIS capacitor is obtained with ~26 fF/cell and < 1 fA/ceil by $Al_2O_3/HfO_2$ dielectric material, respectively.