

Novel Robust Structure and High k Dielectric Material for 90 nm DRAM Capacitor

Y.K. Park, Y.S. Ahn, K.H. Lee, C.H. Cho, T.Y. Chung, and Kinam Kim

Abstract—The robust stack storage node and sufficient cell capacitance for high performance is indispensable for 90 nm DRAM capacitor. For the first time, we successfully demonstrated MIS capacitor process integration for 90 nm DRAM technology. Novel cell layout and integration technology of 90 nm DRAM capacitor is proposed and developed, and it can be extended to the next generation DRAM. Diamond-shaped OCS with 1.8 μm stack height is newly developed for large capacitor area with better stability. Furthermore, the novel $\text{Al}_2\text{O}_3/\text{HfO}_2$ dielectric material with equivalent oxide thickness (EOT) of 25 \AA is adopted for obtaining sufficient cell capacitance. The reliable cell capacitance and leakage current of MIS capacitor is obtained with ~ 26 fF/cell and < 1 fA/cell by $\text{Al}_2\text{O}_3/\text{HfO}_2$ dielectric material, respectively.

Index Terms—Capacitor, Diamond-typed OCS, AlO/HfO , DRAM, DMO (Dual Mold Oxide)

I. INTRODUCTION

As high density and high performance are required for a DRAM (Dynamic Random Access Memory) with a COB (capacitor Over Bit line) structure, cell capacitor technology needs to be developed to provide the required performance [1,2]. As the minimum feature size of

DRAM decreases, it becomes more difficult to obtain sufficient capacitance of DRAM cell capacitor. Recently, DRAM with various cell capacitor structures, which apply 130 nm and 110 nm DRAM technology, was announced [3-6]. However, in future generation of DRAM manufactured with sub-0.1 μm technology, the difficulty in realizing a sufficient cell capacitance and structural stability is expected. This results from remarkable decrease of cell dimension.

In 90nm DRAM capacitor, the maximization of cell area and the high K dielectric material is inevitable for obtaining sufficient cell capacitance. As shown in fig. 1, the stack height of 1.8 μm and EOT of 25 \AA is inevitable to get 25 fF per cell in the 90 nm design rule.

The higher storage node height causes instability of storage node structure, which is the cause of device failure due to the twin bit or multi-bit failure during DRAM operation [7]. Fig. 2 shows storage node bridge phenomenon due to the instability of the storage node structure. Therefore, the mechanical stability of the storage node structure is the key factor in increasing the cell capacitance.




Fig. 1. Sufficient conditions for obtaining 25 fF cell capacitance with respect to design rule.

Manuscript received May 20, 2003; revised June 20, 2003.

Advanced Technology Development, Semiconductor R & D Center, Samsung Electronics Co., San #24, Nongseo-Ri, Kiheung-Eup, Yongin-City, Kyunggi-Do, Korea, 449-711 E-mail : yk.park@samsung.com.




Fig. 2. Storage node bridge phenomenon due to the instability of the storage node structure.




Fig. 3. Vertical structure of fully integrated 512 Mb DRAM using 90 nm process technology.

As reported earlier [6], the MIS Al_2O_3 capacitor has been considered as a promising candidate for the future capacitor. However, the EOT of Al_2O_3 capacitor for higher density DRAM device was limited to EOT 33 Å. Therefore, the high k dielectric material should be developed for next generation DRAMs.

In this paper, novel diamond-shaped cell layout and landing pad formation technology are proposed to overcome the decrease of cell capacitance and the mechanical instability, which is inevitable in small feature sized DRAM cell under 90 nm. At the same time, novel ALD (Atomic Layer Deposition) Al_2O_3/HfO_2 double-layer dielectric film with EOT of 25 Å is introduced for obtaining sufficient cell capacitance of DRAM cell.

II. EXPERIMENTAL

Fig. 3 shows the cross-sectional SEM images of fully integrated 512Mb DRAM cell array and its core interface area using 90 nm process technology. First, planar type cell transistors are formed, which is followed by S/D (Source/Drain) contact formation by SAC (Self Aligned Contact) process. After the patterning of BLs (Bit Lines), Storage Node (SN) contacts are formed also by SAC process [4].

To get robust capacitor structure for 90 nm DRAM technology, the newly proposed landing pad and diamond type OCS (one cylinder storage node) type cell capacitor structure are formed to obtain sufficient cell capacitance and mechanical stability. Using ArF photolithography, the critical patterns for landing pad are sharply defined with above 0.3 um DOF margin. Double




Fig. 4. Schematic diagrams of cell layout for (a) conventional OCS and (b) diamond-shaped OCS.

oxide layers such as BPSG (Boron Phosphorous Silicate Glass) and PETEOS (Plasma Enhanced Tetra-Ethyl-Ortho-Silicate) with different wet etching rates were deposited on the Si_3N_4 layer that served as the etch stopping layer during the storage node etch process. The double oxide layers were etched by anisotropic etching. The bottom area of the storage node was enlarged due to a different wet etch rate being used during the pre-cleaning process. A 400 Å thick poly-Si was deposited to form the OCS capacitor. The sacrificial oxide, double oxide, is removed by wet etching lift-off process.

Prior to film deposition on storage node with a cylinder structure, the phosphorus doped poly-Si substrate was nitrated by rapid thermal nitridation to prevent the oxygen penetration derived from the oxidant during the deposition process. The Al_2O_3 and HfO_2 were deposited at 350 °C by an ALD method. The reactant gas are TMA [$\text{Al}(\text{CH}_3)_3$], $\text{Hf}(\text{OtBu})_4$ and O_3 for oxidant. After the HfO_2 film formation, post-treatment in an oxygen atmosphere was carried out to eliminate the contamination and cure oxygen defects. As a top electrode, TiN/poly-Si was deposited and activated as a plate.

III. RESULTS AND DISCUSSION

Fig. 4 shows the schematic diagram of newly proposed diamond-shaped SN and landing pad, which

enhances the stability of OCS type capacitor of DRAM cell. To maximize the cell area and enhance the mechanical stability of capacitor, novel cell layout is introduced. With this layout, the cell area can be increased than that of conventional cell layout. The cell capacitor structure was composed of SN contact and conventional oval-shaped OCS in the design rule over 100 nm. However, a conventional OCS has the asymmetry in distance to nearest OCS in the direction of bit line and word line, and is mechanically less stable in a special direction.

As the minimum feature size of DRAM cell decreases below 90 nm, the stability of this conventional OCS structure decreases drastically, which results in 2-bit




Fig. 5. Overlap margin and limitation of cell capacitance with conventional OCS structure.




Fig. 6. Top-view SEM images of the landing pad (a) and OCS contact after the oxide inside OCS is etched out (b).

failure in the operation of DRAM. Moreover, if we solve the problem of mechanical instability, there are another problems such as limited stack height. The overlap of bottom SN limits the increase of the stack height in case of conventional OCS type structure. In our calculation, the overlap is occurred at the stack height of 1.45 μm as shown in fig. 5. To overcome the mechanical instability and overlap issue of conventional OCS capacitor, diamond-shaped OCS is proposed in this paper, which needs the landing pad for connection between underlying SN contact and OCS itself.

Fig. 6 shows top-view SEM images of the landing pad (a) and OCS contact after the oxide inside OCS is etched out (b). With this diamond arrangement, we can eliminate the difficult patterning issue of conventional layout of storage node, which has rectangular shape. As a result, we can continuously use KrF photolithography to pattern the storage node even down to 90 nm tech-

nology. This structure enhances the process margin from the viewpoint of structural stability of OCS polycrystalline silicon, because the distances from one cylinder to the nearest cylinders are same.

Fig. 7 shows the cross-sectional SEM image of landing pad and bottom cell capacitor structure designed for DRAM cell with 90 nm technology. The storage node capacitor has diagonal arrangement where landing pad has orthogonal arrangement. Special poly pattern is used to connect the cell OCS to the landing pad.

Fig. 8 shows the cross-sectional SEM image of robust OCS structure with a stack height of 1.8 μm . For achieving structural stability, DMO (Dual Mold Oxide) structure is adopted. The DMO structure utilizes the difference of etch rate between two materials against wet-chemical. Underlying high etch-rate oxide increases bottom size of cylinder and the cylinder of the DMO structure became more stable than that of the SMO (Single Mold Oxide) structure. In this paper, conven-




Fig. 7. Cross-sectional SEM image of landing pad and bottom cell capacitor structure designed for DRAM cell with 90 nm technology.




Fig. 8. Cross-sectional SEM image of robust OCS structure with a stack height of 1.8 μm .




Fig. 9. Twin bit failure density per 512 M bit as a function of capacitor height.

tional BPSG and PETEOS films are used for first and second DMO materials, respectively.

Fig. 9 shows the twin bit failure density per 512M bit

as a function of capacitor height. The twin bit failure density is strongly increased with the increase of stack capacitor height. To get reliable cell capacitance, it is inevitable to achieve the sufficient capacitor area by increased stack height. Furthermore, the process-induced heat budget is critical for twin bit failure. The OCS structure may become unstable after heat budget at capacitor dielectric deposition, pre-deposition treatment process, and post-deposition treatment process by the crystallization of SN polycrystalline silicon. By optimizing a deposition process of SN polycrystalline silicon and adopting novel capacitor process composed of DMO and novel diamond-shaped OCS, 2-bit failure density can be reduced to 25 % as shown in Fig. 9.

Fig. 10 shows cross-sectional TEM images of (a) overall SN of 1.8 um height with 90 nm feature size and (b) magnified top side SN. The step coverage of ALD




Fig. 10. Cross-sectional TEM images of (a) overall SN of 1.8 um height with 90 nm feature size and (b) magnified top side SN.




Fig. 11. Capacitance distribution and leakage distribution with respect to EOT scale down of DRAM cell capacitor with design rule of 90 nm.

Al₂O₃/HfO₂ double-layer dielectric with 1.8 μm OCS height is over 90 %, which is applicable to DRAM with 90 nm technology node. The interfaces of Al₂O₃/HfO₂ and HfO₂/TiN were found to be both smooth and sharp, which means that interfacial reaction was not observed.

Fig. 11(a) shows the capacitance distribution of DRAM cell capacitor with design rule of 90 nm. The cell capacitance increases from 23.5 fF to 26 fF per cell by optimized ALD Al₂O₃/HfO₂ double-layer dielectric film with EOT (Equivalent Oxide Thickness) of 25 Å.

Fig. 11(b) shows the leakage distribution of capacitor dielectric film with respect to EOT scale down. The leakage current is less than 1 fA per cell even in EOT 25 Å with a good distribution in ALD Al₂O₃/HfO₂ films by optimized capacitor process. Therefore, it is possible to reduce EOT of Al₂O₃/HfO₂ capacitor around 25 Å while keeping stable leakage current.




Fig. 12. Trend of leakage current at 1.2 V of MIS Al₂O₃/HfO₂ double-layer dielectric capacitor.




Fig. 13. Take-off V_p characteristics of Al₂O₃/HfO₂ capacitor with a respect to EOT scale down.

Fig. 12 shows the trend of leakage current at 1.2 V of MIS Al₂O₃/HfO₂ double-layer dielectric capacitor. It was possible to reduce the equivalent oxide thickness of Al₂O₃/HfO₂ double-layer in MIS capacitor to 25 Å with sub fA leakage level, which device applicable EOT to 90 nm design rule DRAM.

Fig. 13 shows the take-off V_p characteristics of Al₂O₃/HfO₂ capacitor with a respect to EOT scale down. The device functionality can be confirmed by V_p test for generating solid “0” 10 sec fail bit. The voltage for device operation is enough while this take-off V_p is decreased by 0.2 V for EOT 25 Å with compared with that of EOT 26 Å.

IV. CONCLUSIONS


In order to form cell capacitor of DRAM with design rule of 90 nm, the diamond-shaped OCS layout and landing pad scheme is proposed and realized by processes compatible with previous technology. Moreover, ALD Al₂O₃/HfO₂ double-layer dielectric film is adopted for the increase of cell capacitance and the enhancement of structural stability. As a result, cell capacitance of 26fF per cell, leakage current less than 1 fA per cell, and the twin bit failure density of 40 bit per 512 Mb chip are obtained.

REFERENCES

- [1] Kinam Kim, Chang-Gyu Hwang and Jong-Gil Lee, IEEE Trans. Electron Dev. **45**, 598 (1998)
- [2] Kinam Kim and Moon-Young Jeong, IEEE Trans. Semiconductor Manufacturing **15**, 137 (2002)
- [3] K.N. Kim, H.S. Jeong, W.S. Yang, Y.S. Hwang, C.H. Cho, M.M. Jeong, S. Park, S.J. Ahn, Y.S. Chun, S.H. Shin, J.S. Park, S.H. Song, J.Y. Lee, S.M. Jang, C.H. Lee, J.H. Jeong, M.H. Cho, h.I. Yoon and J.S. Jeon, Symp. on VLSI Tech., p.7-8(2001)
- [4] Jaegoo Lee, Changyun Cho, Juyong Lee, Minsang Kim, Jaekyu Lee, Sooho Shin, Donghwa Kwak, Kwanhyeob Koh, Gitae Jeong, Hongsik Jeong, Taeyoung Chung and Kinam Kim, J. Korean Phys. Soc. **41**, 487 (2002)
- [5] K.N. Kim, T.Y. Chung, H.S. Jeong, J.T. Moon, Y.W. Park, G.T. Jeong, K.H. Lee, G.H. Koh, D.W. Shin, Y.S. Hwang, D.W. Kwak, H.S. Uh, D.W. Ha, J.W. Lee, S.H. Shin, M.H. Lee, Y.S. Chun, J.K. Lee, B.J. Park, J.H. Oh,

J.G. Lee and S.H. Lee, Symp. on VLSI Tech., p.10-11(2000)

- [6] H.S. Jeong, W.S. Yang, Y.S. Hwang, C.H. Cho, S. Park, S.J. Ahn, Y.S. Chun, S.H. Shin, S.H. Song, J.Y. Lee, S.M. Jang, C.H. Lee, J.H. Jeong, M.H. Cho, J.K. Lee and Kinam Kim, IEDM Tech. Dig., p.353-356 (2000)
- [7] Jeong-Hoon Oh, Hoon Jeong, J.M. Park, J.Y. Park, K.H. Hong, Y.J. Choi, K.H. Lee, T.Y. Chung,
- [8] Y.J. Park and Kinam Kim, J. Korean Phys. Soc. **41**, 884 (2002)




Yang-Keun Park received the B.S. and M.S. degrees in Physics from Korea University, Seoul, Korea, in 1991 and 1995, respectively, and Ph.D. degree in Electrical Engineering from Osaka University, Osaka, Japan in 1998. From 1998 to 2000, he was research associate of Research Center for Materials Science

at Extreme Conditions of Osaka University. In 2000, he joined the Semiconductor R&D Center of Samsung Electronics Company, Ltd., Gyeongki-Do, Korea. Since 2000, he has been engaged in the development of high-density DRAM process integration. His current interests are memory cell structure, process integration, and device reliability for sub-100nm DRAM.



Youn Seok Alm received the B.S. and M.S. degrees in inorganic materials engineering from Seoul National University, Seoul, Korea, in 1997 and 1999, respectively. Since 1999, he has been working in Samsung electronics semiconductor R&D center. He has been engaged in the development of high-


density DRAM process integration. Currently he is working on 90nm design rule 512M-DRAM using ArFlithography.



Kyu-Hyun Lee received the B.S. degree in Electronics from Kyungpook National University, Daegu, Korea, in 1990. Since 1990, he has been working in Samsung electronics semiconductor R&D center. His main research area is DRAM process integration. Currently he is working on 90nm design rule 512M-DRAM.




Chang-Hyun Cho received the B.S. degree in metallurgical engineering from Seoul National University, Seoul, Korea, in 1988, and the M.S. and Ph.D. degrees in Electronic Material Science from KAIST, Daejon, in 1991 and 1995, respectively. Since 1995, he has been working in Samsung electronics semiconductor R&D center. His main research area is photolithography and DRAM process integration. Currently he is working on 90nm design rule 512M-DRAM using ArF lithography.



Tae-Young Chung received the B.S. and M.S. degrees in Physics from Yonsei University, Seoul, Korea, in 1983 and, respectively, and Ph.D. degree in Physics from Korea Advanced Institute of Science and Technology (KAIST), Daejon, in 1998. In 1985, he joined the Samsung Electronics Company, Ltd.,

Gyeongki-Do, Korea. Since 1986, he has been engaged in the development of high-density DRAM process integration. His current activities and interests are memory cell structure, process integration, and device reliability for sub-100nm DRAM



Kinam Kim received the B.S. degree in electronic engineering from Seoul National University, Seoul, Korea, in 1981, the M.S. degree in electrical engineering from KAIST, Daejon, Korea, in 1983, and the Ph.D. degree in electrical engineering from the University of California, Los Angeles, in 1994.

In 1983, he joined Samsung Electronics Company, Ltd., Gyeongki-Do, Korea. Currently, he is a Technical Director responsible for the research and development of future memory technology. He has been a Project Leader for the development of the world's first 1-Gb DRAM using 0.18-um CMOS technologies from 1994 to 1996. He has published more than 50 technical papers of the field of memory technology. His research interests are memory device reliability, yield modeling on memory device, low-power sub-100-nm CMOS technology and new memory cell technology such as MRAM and PRAM. He is an IEEE fellow from 2003.