• Journal of Aquaculture
• /
• v.16 no.2
• /
• pp.104-109
• /
• 2003

The present study aims to evaluate protein and phosphorus availabilities of five different dietary protein sources during the 6-week feeding trial in juvenile olive flounder, Paralichthys olivaceus as determined by growth performance and phosphorus retention. Five diets containing blood meal (BM), poultry by-product (PBP), squid liver powder (SLP), feather meal (FM) and soybean meal (SM) were prepared by mixing a basal diet (BD) with one of five test ingredients at the ratio of 7 to 3. As a reference diet, BD contains three different protein sources such as white fish meal, casein and gelatin. After 2 weeks of the conditioning period, fish initially averaging 2.7$\pm$0.02g (mean$\pm$SD) were randomly distributed into each aquarium as a group of 30 fish reared in the recirculating system. Fish of triplicate groups were fed one of six experimental diets (BD+five test diet). After 6-week feeding trial, pro- tein efficency ratio (PER) of fish fed BM diet was the lowest in experiment groups. While fish fed PBP diet showed a significant higher PER as compared to the FM diet, and fish fed SLP diet and BD were a higher PER than did fish fed PBP diet. However, there was no significant difference in PER among fish fed SLP diet, BD and SM diet, and between SM diet and PBP diet. Phosphorus retention efficiency of bone (PR $E_{b}$) of fish fed BM diet was the lowest in all the diets, and fish fed FM diet showed a higher PE $R_{b}$ than fish fed BD and SM diet. However, there was no significant difference in PER among fish fed FM diet, SLP diet and PBP diet, and among SLP diet, PBP diet, SM diet and BD. These results indicate that SLP could be a suitable protein source for low pollution diets of olive flounder in the future fish feeds market. Furthermore, PBP and SM are available protein source to reduce P waste in the oliver flounder aquaculture with the use of proper mixture of other protein sources and more processing to improve protein availibility of these.ese.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.42 no.2 s.332
• /
• pp.73-82
• /
• 2005

Test data volume and power consumption for scan vectors are two major problems in system-on-a-chip testing. Therefore, this paper proposes a new test data compression/decompression method for low power testing. The method is based on analyzing the factors that influence test parameters: compression ratio, power reduction and hardware overhead. To improve the compression ratio and the power reduction ratio, the proposed method is based on Modified Statistical Coding (MSC), Input Reduction (IR) scheme and the algorithms of reordering scan flip-flops and reordering test pattern sequence in a preprocessing step. Unlike previous approaches using the CSR architecture, the proposed method is to compress original test data, not $T_{diff}$, and decompress the compressed test data without the CSR architecture. Therefore, the proposed method leads to better compression ratio with lower hardware overhead and lower power consumption than previous works. An experimental comparison on ISCAS '89 benchmark circuits validates the proposed method.

• Korean Journal of Ecology and Environment
• /
• v.34 no.3 s.95
• /
• pp.206-214
• /
• 2001

Water quality and Pollution state of Lake Chungcho were evaluated during three years from 1998 to 2000. We surveyed physicochemical parameters, and TSI (trophic state index) was calculated using TP, Chl. a, and SD (secchi disc transparency) data of growing season average. Water samples were collected bimonthly except freezing season. During the study period, total annual precipitation in 1998, 1999 and 2000 year was 1,797,1,722 and 1,345 mm, respectively. Salinity and conductivity were high($29.3{\pm}5.5\;ppt$, and $45,105{\pm}7,585\;{\mu}S/cm$) then other lagoons in the Eastern Coast of Korea. Chemocline was formed by salinity at $0.5{\sim}1.5\;m$ water depth. As a result of this, DO concentration of hypolimnion was below $3.0\;mgO_2/L$. Especially, when intense chemocline was formed, temperature of hypolimnion was higher than epilimnion. Secchi disc transparency, chlorophyll a, and COD were $1.8{\pm}0.3\;m$, $15.7{\pm}20.7\;mg/m^3$, and $3.1{\pm}0.8\;mgO_2/L$, respectively. Most of TN/TP ratios below 20, but concentration of TN and TP was high. Values of TSI ranged between 59 and 77, indicating a eutrophic condition in this system.

• Asian Pacific Journal of Cancer Prevention
• /
• v.15 no.18
• /
• pp.7989-7993
• /
• 2014

Background: The Khon Kaen Cancer Registry (KKCR) was established in 1984. Previous population-based incidences and survivals of childhood cancer in Thailand were determined using a short cancer registration period. Materials and Methods: Data were retrieved of all children residing in Khon Kaen, between 0-15 years, diagnosed as having cancer and registered in the KKCR (1985-2009). The follow-up censored date was December 31, 2012. The childhood cancers were classified into 12 diagnostic groups, according to the International Classification of Childhood Cancer. The incidence was calculated by the standard method. Survival of childhood cancer was investigated using the KKCR population-based registration data and overall survival calculated using the Kaplan Meier method. Results: In the study period, 912 newly diagnosed cases of childhood cancer were registered. The respective mean and median age was 6.4 (SD=4.6) and 6 (0-14) years. The age-peak for incidence was 0-4 years. The age-standardized rate (ASR) was 83 per million. Leukemia was the most common cancer (N=360, ASR 33.8) followed by neoplasms of the central nervous system (CNS, N=150, ASR 12.8) and lymphoma (N=79, ASR 7.0). The follow-up duration totaled 101,250 months. The death rate was 1.11 per 100 person-months (95%CI: 1.02 -1.20). The 5-year overall survival was 52% (95%CI: 53-56.9) for all cancers. The respective 5-year overall survival for (1) acute lymphoblastic leukemia (ALL), (2) acute non-lymphoblastic leukemia (ANLL), (3) lymphoma, (4) germ cell tumors, (5) renal tumors, (6) retinoblastoma, (7) soft tissue tumors, (8) CNS tumors, (9) bone tumors, (10) liver tumors, and (11) neuroblastoma was (1) 51%, (2) 37%, (3) 63%, (4) 74%, (5) 67%, (6) 55%, (7) 46%, (8) 44%, (9) 36%, (10) 34%, and (11) 25%. Conclusions: The incidence of childhood cancer is lower than those of western countries. Respective overall survival for ALL, lymphoma, renal tumors, liver tumors, retinoblastoma, soft tissue tumors is lower than that reported in developed countries while survival for CNS tumors, neuroblastoma and germ cell tumors is comparable.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.47 no.7
• /
• pp.8-16
• /
• 2010

In this paper, we investigated the effects of $O_2$ fraction on the properties of Al-doped ZnO (AZO) thin films prepared by radio frequency (RF) magnetron sputtering. Hall, photoluminescence (PL), and X-ray photoelectron spectroscopy (XPS) measurements revealed that the p-type conductivity was exhibited for AZO films with an $O_2$ fraction of 0.9 while the n-type conductivity was observed for films with $O_2$ fractions in range of 0 - 0.6. PL and XPS also showed that the acceptor-like defects, such as zinc vacancies and oxygen interstitials, increased in films prepared by an $O_2$ fraction of 0.9, resulting in the p-type conductivity in the films. Hall results indicated that AZO films prepared by $O_2$ fractions in range of 0 - 0.6 can be used for electrode layers in the applications of transparent thin film transistor. We concluded from the X-ray diffraction analysis that worse crystallinity with a smaller grain size as well as higher tensile stress was observed in the films prepared by a higher $O_2$ fraction, which is related to incorporation of more oxygen atoms into the films during deposition. The study of atomic force microscope suggested that the smoother surface morphology was observed in films prepared by using $O_2$ fraction, which causes the higher resistivity in those films, as evidenced by Hall measurements.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.47 no.4
• /
• pp.41-49
• /
• 2010

This paper proposes a new high speed SHA-1 architecture using multiple unfolding and pre-computation techniques. We unfolds iterative hash operations to 2 continuos hash stage and reschedules computation timing. Then, the part of critical path is computed at the previous hash operation round and the rest is performed in the present round. These techniques reduce 3 additions to 2 additions on the critical path. It makes the maximum clock frequency of 118 MHz which provides throughput rate of 5.9 Gbps. The proposed architecture shows 26% higher throughput with a 32% smaller hardware size compared to other counterparts. This paper also introduces a analytical model of multiple SHA-1 architecture at the system level that maps a large input data on SHA-1 block in parallel. The model gives us the required number of SHA-1 blocks for a large multimedia data processing that it helps to make decision hardware configuration. The hs fospeed SHA-1 is useful to generate a condensed message and may strengthen the security of mobile communication and internet service.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.48 no.7
• /
• pp.48-56
• /
• 2011

Recently, new storage device SSD(Solid State Disk) based on NAND flash memory is gradually replacing HDD(Hard Disk Drive) in mobile device and thus a variety of research efforts are going on to find the cost-effective ways of performance improvement. By increasing the NAND flash channels in order to enhance the bandwidth through parallel processing, DRAM buffer which acts as a buffer cache between host(PC) and NAND flash has become the bottleneck point. To resolve this problem, this paper proposes an efficient low-cost scheme to increase SSD performance by improving DRAM buffer bandwidth through scheduling techniques which utilize DRAM multi-banks. When both host and NAND flash multi-channels request access to DRAM buffer concurrently, the proposed technique checks their destination and then schedules appropriately considering properties of DRAMs. It can reduce overheads of bank active time and row latency significantly and thus optimizes DRAM buffer bandwidth utilization. The result reveals that the proposed technique improves the SSD performance by 47.4% in read and 47.7% in write operation respectively compared to conventional methods with negligible changes and increases in the hardware.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.49 no.1
• /
• pp.15-24
• /
• 2012

In this paper, we suggest the dynamic-response-free SMPS using a new high-resolution DPWM generator based on switched-capacitor delay technique. In the proposed system, duty ratio of DPWM is controlled by voltage slope of an internal capacitor using switched-capacitor delay technique. In the proposed circuit, it is possible to track output voltage by controlling current of the internal capacitor of the DPWM generator through comparison between the feedback voltage and the reference voltage. Therefore the proposed circuit is not restricted by the dynamic-response characteristic which is a problem in the existing SMPS using the closed-loop control method. In addition, it has great advantage that ringing phenomenon due to overshoot/undershoot does not appear on output voltage. The proposed circuit can operate at switching frequencies of 1MHz~10MHz using internal operating frequency of 100 MHz. The maximum current of the core circuit is 2.7 mA and the total current of the entire circuit including output buffer is 15 mA at the switching frequency of 10 MHz. The proposed circuit has DPWM duty ratio resolution of 0.125 %. It can accommodate load current up to 1 A. The maximum ripple of output voltage is 8 mV. To verify operation of the proposed circuit, we carried out simulation with Dongbu Hitek BCD $0.35{\mu}m$ technology parameter.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.44 no.2
• /
• pp.1-6
• /
• 2007

This study investigated the magnetic properties of $Ni_{80}Fe_{20}/SiO_2$ laminates with shape-induced magnetic anisotropy. The multilayer films were deposited on Si or upilex substrates, from separate $Ni_{80}Fe_{20}$ and $SiO_2$ (at %) alloy targets using a rf diode sputtering system. $Ni_{80}Fe_{20}/SiO_2$ laminates with a various number of bilayers (N) were prepared. The laminates with ellipse array patterns were prepared using photolithographic technique. The magnetic properties were measured at room temperature using a B-H hysteresisgraph and a high frequency permeameter. The several steps during domain wall reversal were observed in multilayer films, attributing to inter-magnetic layer coupling. Intrinsic uniaxial anisotropy field increases with N. The experimental values of the total anisotropy field are found to be in good agreement with the calculated values. This study utilized the shape anisotropy of the laminated film objects with small ellipse array patterns to induce a larger uniaxial anisotropy so as to maximize their operating frequency.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.37 no.4
• /
• pp.60-70
• /
• 2000

An 8$\times$8+20-bit MAC is designed with low power design methodologies at each of the system design levels. At algorithm level, a new method for multipl $y_tract operation is proposed, and it saves the transistor counts over conventional methods in hardware realization. A new Booth selector circuit using NMOS pass-transistor logic is also proposed at circuit level. It is superior to other circuits designed by CMOS in power-delay-product. And at architecture level, we adopted an ELM adder that is known to be the most efficient in power consumption, operating frequency, area and design regularity as the final adder. For registers, dynamic CMOS single-edge triggered flip-flops are used because they need less transistors per bit. To increase the operating frequency 2-stage pipeline architecture is adopted, and fast 4：2 compressors are applied in Wallace tree block. As a simulation result, the designed MAC in 0.6${\mu}{\textrm}{m}$ 1-poly 3-metal CMOS process is operated at 200MHz, 3.3V and consumed 35㎽ of power in multiply operation, and operated at 100MHz consuming 29㎽ in MAC operations, respectively.ly.