References
- Akilesh Parameswar, H. Hura and T. Sakurai, 'A Swing Restored Pass-Transistor Logic-Based Multiply and Accumulate Circuit for Multimedia Applications,' IEEE Journal of Solid-State Circuits, vol. 31, no. 6, pp. 804-809, Jun. 1996 https://doi.org/10.1109/4.509866
- Dinesh Somasekhar and V. Visvanathan, 'A 230-MHz Half-Bit Level Pipelined Multiplier Using True Single-Phase Clocking,' IEEE Trans. on VLSI Systems, vol. 1, no. 4, pp. 415-422, Dec. 1993 https://doi.org/10.1109/92.250188
- Shyh-Jeh Jou, C. Chen, E. Yang and C. Su, 'A Pipelined MAC using a High-Speed, Low-Power Static and Dynamic Full Adder Design,' IEEE Journal of Solid-State Circuits, vol. 32, no. 1, pp. 114-118, Jan. 1997 https://doi.org/10.1109/4.553190
- M. Alidina et al., 'DSP16000: A High Performance, Low Power Dual MAC DSP Core for Communication Applications,' IEEE Custom Integrated Circuits Conference, pp. 119-122, 1998 https://doi.org/10.1109/CICC.1998.694919
- Ram K. Krishnamurthy, H. Schmit and L. R. Carley, 'A Low-Power 16-bit MAC using Series-Regulated Mixed Swing Techniques,' IEEE Custom Integrated Circuits Conference, pp. 499-502, 1998
- Hiroaki Murakami et al. 'A Multiplier-Accumulator Macro for a 45MIPS Embedded RISC Processor,' IEEE Journal of Solid-State Circuits, vol. 31, no. 7, pp. 1067-1071, Jul. 1996 https://doi.org/10.1109/4.508224
- Xiaoping Huang, W. Liu and B. W. Y. Wei, 'A High-Performance CMOS Redundant Binary Multiplication-and-Accumulation (MAC) Unit,' IEEE Trans. On Circuit and Systems, vol. 41, no. 1, pp. 33-39, Jan. 1994 https://doi.org/10.1109/81.260217
- Aamir A. Farooqui and Vojin G. Oklobdzija, 'General Data-Path Organization of a MAC unit for VLSI Implementation of DSP Processors,' IEEE International Symposium on Circuits and Systems, 1998
- Norio Ohkubo et al., 'A 4.4ns CMOS 54x54-b Multiplier Using Pass-Transistor Multiplexer,' IEEE Journal of Solid-State Circuits, vol. 30, no. 3, pp. 251-257, Mar. 1995 https://doi.org/10.1109/4.364439
- Brian S. Checkaur and E. G. Friedman, 'A Hybrid Radix-4/Radix-8 Low Power signed Multiplier Architecture,' IEEE Trans. on Circuits and Systems, vol. 44, no. 8, pp. 656-659, Aug. 1997 https://doi.org/10.1109/82.618039
- Issam S. Abu-Khater, Abdellatif Bellaouar and Mohamed I. Elmasry, 'Circuit Techniques for CMOS Low-Power High-Performance Multiplier,' IEEE Journal of Solid-State Circuits, vol. 31, no. 10, pp. 1535-1546, Oct. 1996 https://doi.org/10.1109/4.540066
- Hiroshi Makino et al., 'An 8.8-ns 54 X 54-Bit Multiplier with High Speed Redundant Binary Architecture,' IEEE Journal of Solid-State Circuits, vol. 31, no. 6, pp. 773-783, Jun. 1996 https://doi.org/10.1109/4.509863
- Jalil Fadavi-Ardekani, 'MxN Booth Encoded Multiplier Generator Using Optimized Wallace Trees,' IEEE Trans. on VISI Systems, vol. 1, no. 2, pp. 120-125, Jun. 1993
- Junji Mori et al., 'A 10-ns 54 X 54-b Parallel Structured Full Array Multiplier with O.5-um CMOS Technology,' IEEE Journal of Solid-State Circuits, vol. 26, no. 4, Apr. 1991
- Gensuko Goto et al., 'A 4.1-ns Compact 54 x 54-b Multiplier Utilizing Sign-Select Booth Encoders,' IEEE Journal of Solid-State Circuits, vol. 32, no. 11, pp. 1676-1682, Nov. 1997 https://doi.org/10.1109/4.641687
- Vojin G. Oklobdzija and D. Villerger, 'Improving Multiplier Design by Using Improved Column Compression Tree and Optimized Final Adder in CMOS Technology,' IEEE Trans. on VLSI Systems, vol. 3, no. 2, pp. 292-301, Jun. 1995 https://doi.org/10.1109/92.386228
- T. P. Kelliber, R. M. Owens, M. J. Irwin and T. T. Hwang, 'ELM-A Fast Addition Algorithm Discovered by a Program,' IEEE Trans. on Computers, vol. 41, no. 9, Sep. 1992 https://doi.org/10.1109/12.165399
- Chetana Nagendra, M. J. Irwin and R. M. Owens, 'Area-Time-Power Tradeoffs in Parallel Adders,' IEEE Trans. on Circuits and Systems, vol. 43, no. 10, Oct. 1996 https://doi.org/10.1109/82.539001
- DSP/MSP Products Reference Manual, Analog Devices, 1995
- Daniel D. Gajski, Principles of Digital Design, Prentice-Hall, pp. 176-177, 1997
- M. Morris Mano, Computer System Architecture 3rd Ed., Prentice-Hall, pp. 102-105, 1993
- Neil H. E. Weste and Kamran Eshraghian, Principles of CMOS VLSI Design: A Systems Perspective 2nd Ed., Addison Wesley, pp. 515-520, 1993
- Reto Zimmermann and Wolfgang Fichtner, 'Low-Power Logic Styles: CMOS Versus Pass-Transistor Logic,' IEEE Journal of Solid-State Circuits, vol. 32, no. 7, pp. 1079-1090, Jul. 1997 https://doi.org/10.1109/4.597298
- David Moloney, J. O'Brien, E. O'Rourke and F. Brianti, 'Low-Power 200-Msps, Area-Efficient, Five-Tap Programmable FIR Filter,' IEEE Journal of Solid-State Circuits, vol. 33, no. 7, pp. 1134-1138, Jul. 1998 https://doi.org/10.1109/4.701282
- Anantha P. Chandrakasan and Robert W. Broderson, Low Power Digital CMOS Design, Kluwer Academic Publishers, pp. 249-253, 1995
- Gary K. Yeap, Practical Low Power Digital VLSI Design, Kluwer Academic Publishers, pp. 104-107, 1998
- Jan M. Rabaey and Massoud Pedram, Low Power Design Methodologies, Kluwer Academic Publishers, pp. 47-106, 1996
- Rafael P. Llopis and Manoj Sachdev, 'Low Power, Testable Dual Edge Triggered Flip-Flops,' International Symposium on Low Power Electronics and Design, 1996
- Gensuko Goto, T. Sato, M. Nakajima and T. Sukemura, 'A 54 X 54-b Regularly Structured Tree Multiplier,' IEEE Journal of Solid-State Circuits, vol. 27, no. 9, pp. 1229-1236, Sep. 1992 https://doi.org/10.1109/4.149426
- Abdellatif Bellaouar and Mohamed I. Elmasry, Low-Power Digital VLSI Design: Circuits and Systems, Kluwer Academic Publishers, pp. 442-450, 1995
- Marco Annaratone, Digital CMOS Circuit Design, Kluwer Academic Publishers, pp. 216-226, 1986