• Title/Summary/Keyword: programmable gain amplifier

Search Result 37, Processing Time 0.032 seconds

A Highly Linear CMOS Baseband Chain for Wideband Wireless Applications

  • Yoo, Seoung-Jae;Ismail, Mohammed
    • ETRI Journal
    • /
    • v.26 no.5
    • /
    • pp.486-492
    • /
    • 2004
  • The emergence of wide channel bandwidth wireless standards requires the use of a highly linear, wideband integrated CMOS baseband chain with moderate power consumption. In this paper, we present the design of highly linear, wideband active RC filters and a digitally programmable variable gain amplifier. To achieve a high unity gain bandwidth product with moderate power consumption, the feed-forward compensation technique is applied for the design of wideband active RC filters. Measured results from a $0.5{\mu}m$ CMOS prototype baseband chain show a cutoff frequency of 10 MHz, a variable gain range of 33 dB, an in-band IIP3 of 13 dBV, and an input referred noise of 114 ${\mu}Vrms$ while dissipating 20 mW from a 3 V supply.

  • PDF

Frequency Response Compensation Technique for Capacitive Microresonator (용량형 마이크로 공진기의 주파수 응답 보상 기법)

  • Seo, Jin-Deok;Lim, Kyo-Muk;Ko, Hyoung-Ho
    • Journal of Sensor Science and Technology
    • /
    • v.21 no.3
    • /
    • pp.235-239
    • /
    • 2012
  • This paper presents frequency response compensation technique, and a self-oscillation circuit for capacitive microresonator with the compensation technique using programmable capacitor array, to compensate for the frequency response distorted by parasitic capacitances, and to obtain stable oscillation condition. The parasitic capacitances between the actuation input port and capacitive output port distort the frequency response of the microresonator. The distorted non-ideal frequency response can be compensated using two programmable capacitor arrays, which are connected between anti-phased actuation input port and capacitive output port. The simulation model includes the whole microresonator system, which consists of mechanical structure, transimpedance amplifier with automatic gain control, actuation driver and compensation circuit. The compensation operation and oscillation output of the system is verified with the simulation results.

Implementation of Single-Phase Energy Measurement IC (단상 에너지 측정용 IC 구현)

  • Lee, Youn-Sung;Seo, Hae-Moon;Kim, Dong Ku
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.40 no.12
    • /
    • pp.2503-2510
    • /
    • 2015
  • This paper presents a single-phase energy measurement IC to measure electric power quantities. The entire IC includes two programmable gain amplifiers (PGAs), two ${\sum}{\Delta}$ modulators, a reference circuit, a low-dropout (LDO) regulator, a temperature sensor, a filter unit, a computation engine, a calibration control unit, registers, and an external interface block. The proposed energy measurement IC is fabricated with $0.18-{\mu}m$ CMOS technology and housed in a 32-pin quad-flat no-leads (QFN) package. It operates at a clock speed of 4,096 kHz and consumes 10 mW in 3.3 V supply.

Analog Front-End IC for Automotive Battery Sensor (차량 배터리 센서용 Analog Front-End IC 설계)

  • Yeo, Jae-Jin;Jeong, Bong-Yong;Roh, Jeong-Jin
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.48 no.10
    • /
    • pp.6-14
    • /
    • 2011
  • This paper presents the design of the battery sensor IC for instrumentation of current, voltage using delta-sigma ADC. The proposed circuit consists of programmable gain instrumentation amplifier (PGIA) and second-order discrete-time delta-sigma modulator with 1-bit quantization were fabricated by a 0.25 ${\mu}m$ CMOS technology. Design circuit show that the modulator achieves 82 dB signal-to-noise ratio (SNR) over a 2 kHz signal bandwidth with an oversampling ratio (OSR) of 256 and differential nonlinearity (DNL) of ${\pm}$ 0.3 LSB, integral nonlinearity (INL) of ${\pm}$ 0.5 LSB. Power consumption is 4.5 mW.

A High Swing Range, High Bandwidth CMOS PGA and ADC for IF QPSK Receiver Using 1.8V Supply

  • Lee, Woo-Yol;Lim, Jong-Chul;Park, Hee-Won;Hong, Kuk-Tae;Lee, Hyeong-Soo
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.5 no.4
    • /
    • pp.276-281
    • /
    • 2005
  • This paper presents a low voltage operating IF QPSK receiver block which is consisted of programmable gain amplifier (PGA) and analog to digital converter. This PGA has 6 bit control and 250MHz bandwidth, $0{\sim}20\;dB$ gain range. Using the proposed PGA architecture (low distortion gain control switch block), we can process the continuous fully differential $0.2{\sim}2.5Vpp$ input/output range and 44MHz carrier with 2 MHz bandwidth signal at 1.8V supply voltage. Using the sub-sampling technique (input freq. is $44{\sim}46MHz$, sampling freq. is 25MHz), we can process the IF QPSK signal ($44{\sim}46MHz$) which is the output of the 6 bit PGA. We can get the SNDR 35dB, which is the result of PGA and ADC at full gain mode. We fabricated the PGA and ADC and the digital signal processing block of the IF QPSK with the 0.18um CMOS MIM process 1.8V Supply.

A Hybrid Audio ${\Delta}{\Sigma}$ Modulator with dB-Linear Gain Control Function

  • Kim, Yi-Gyeong;Cho, Min-Hyung;Kim, Bong-Chan;Kwon, Jong-Kee
    • ETRI Journal
    • /
    • v.33 no.6
    • /
    • pp.897-903
    • /
    • 2011
  • A hybrid ${\Delta}{\Sigma}$ modulator for audio applications is presented in this paper. The pulse generator for digital-to-analog converter alleviates the requirement of the external clock jitter and calibrates the coefficient variation due to a process shift and temperature changes. The input resistor network in the first integrator offers a gain control function in a dB-linear fashion. Also, careful chopper stabilization implementation using return-to-zero scheme in the first continuous-time integrator minimizes both the influence of flicker noise and inflow noise due to chopping. The chip is implemented in a 0.13 ${\mu}m$ CMOS technology (I/O devices) and occupies an active area of 0.37 $mm^2$. The ${\Delta}{\Sigma}$ modulator achieves a dynamic range (A-weighted) of 97.8 dB and a peak signal-to-noise-plus-distortion ratio of 90.0 dB over an audio bandwidth of 20 kHz with a 4.4 mW power consumption from 3.3 V. Also, the gain of the modulator is controlled from -9.5 dB to 8.5 dB, and the performance of the modulator is maintained up to 5 nsRMS external clock jitter.

A Low Power and High Linearity Up Down Converter for Wireless Repeater (무선 중계기용 저전력, 고선형 Up-down Converter)

  • Hong, Nam Pyo;Kim, Kwang Jin;Jang, Jong-Eun;Chio, Young-Wan
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.64 no.3
    • /
    • pp.433-437
    • /
    • 2015
  • We have designed and fabricated a low power and high linearity up down convertor for wireless repeaters using $0.35{\mu}m$ SiGe Bipolar CMOS technology. Repeater is composed of a wideband up/down converting mixer, programmable gain amplifiers (PGA), input buffer, LO buffer, filter driver amplifier and integer-N phase locked loop (PLL). As of the measurement results, OIP3 of the down conversion mixer and up conversion mixer are 32 dBm and 17.8 dBm, respectively. The total dynamic gain range is 31 dB with 1 dB gain step resolution. The adjacent channel leakage ratio (ACLR) is 59.9 dBc. The total power consumption is 240 mA at 3.3 V.

A Low-Voltage Low-Power Analog Front-End IC for Neural Recording Implant Devices (체내 이식 신경 신호 기록 장치를 위한 저전압 저전력 아날로그 Front-End 집적회로)

  • Cha, Hyouk-Kyu
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.53 no.10
    • /
    • pp.34-39
    • /
    • 2016
  • A low-voltage, low-power analog front-end IC for neural recording implant devices is presented. The proposed IC consists of a low-noise neural amplifier and a programmable active bandpass filter to process neural signals residing in the band of 1 Hz to 5 kHz. The neural amplifier is based on a source-degenerated folded-cascode operational transconductance amplifier (OTA) for good noise performance while the following bandpass filter utilizes a low-power current-mirror based OTA with programmable high-pass cutoff frequencies from 1 Hz to 300 Hz and low-pass cutoff frequencies from 300 Hz to 8 kHz. The total recording analog front-end provides 53.1 dB of voltage gain, $4.68{\mu}Vrms$ of integrated input referred noise within 1 Hz to 10 kHz, and noise efficiency factor of 3.67. The IC is designed using $18-{\mu}m$ CMOS process and consumes a total of $3.2{\mu}W$ at 1-V supply voltage. The layout area of the IC is $0.19 mm^2$.

An Implementation of System for Acquisition of various Sensor Signals (센서 신호 수집 시스템 구현)

  • 신현경;조성호
    • Proceedings of the IEEK Conference
    • /
    • 2001.09a
    • /
    • pp.849-852
    • /
    • 2001
  • 본 눈문에서는 뒤틀림, 응력, 압력[1], 토크, 가속도 등의 물리적인 동적 현상을 측정하여 수집된 데이터를 처리하기 위한 신호처리(Signal Processins) 기능이 결합되어 넓은 용도로 활용할 수 있는 센서 신호 수집 시스템을 구현하였다. 구현된 시스템은 data acquisition board 의 하드웨어와 소프트웨어로 나누어 볼 수 있다. 하드웨어의 구성은 아날로그부, 디지털부, 그리고 시스템 인터페이스 처리부로 되어 있다. 아날로그부에서는 센서신호를 받아서, PGA (Programmable Gain Amplifier)[2]와 Op-Amp를 사용하여 signal conditioning 처리하여 8차 Lowpass Filter 로 보낸다. Filtering 된 신호는 ADC (Analog to Digital Converter) 가 내장되어 있는 PIC(3) microcontroller로 보내져 AD변환과 디지털 신호 처리를 한다. 처리된 신호는 RS232 인터페이스를 통해 호스트 컴퓨터로 보내 사용자가 분석할 수 있도록 한다. 또한 LCD display 실시간으로 확인, 분석할 수 있으며 동시에analog output에서 센서신호의 특징을 분석 할 수 있도록 한다.

  • PDF

Design of A Low-voltage 3V CMOS Programmable Gain Amplifier (저전압 3V CMOS 프로그래머블 이득 증폭기 설계)

  • Song, Je-Ho;Bang, Jun-Ho;Yu, Jae-Young
    • Proceedings of the KAIS Fall Conference
    • /
    • 2011.05a
    • /
    • pp.358-361
    • /
    • 2011
  • 본 논문에서는 ADSL용 아날로그 Front-end의 수신단과 송신단에 활용하기 위한 저전압 특성의 3V CMOS 프로그램머블 증폭기(PGA)를 설계하였다. 설계된 수신단의 PGA는 1.1MHz로 연속시간 저역통과 필터와 연결하여 0dB에서 30dB까지 이득을 조정해주며, 송신단의 PGA는 138kHz의 저역필터와 연결하여 -15dB에서 0dB까지의 이득을 조정할 수 있다. 모든 PGA의 이득은 디지털 로직과 메인 컨트롤러에 의해서 프로그램될 수 있도록 설계하였다. 설계된 PGA는 $0.35{\mu}m$ CMOS 파라미터를 이용하여 Hspice 시뮬레이션으로 그 특성을 확인하였다.

  • PDF