Browse > Article
http://dx.doi.org/10.5573/ieie.2016.53.10.034

A Low-Voltage Low-Power Analog Front-End IC for Neural Recording Implant Devices  

Cha, Hyouk-Kyu (Dept. of Electrical and Information Engineering, Seoul National University of Science and Technology)
Publication Information
Journal of the Institute of Electronics and Information Engineers / v.53, no.10, 2016 , pp. 34-39 More about this Journal
Abstract
A low-voltage, low-power analog front-end IC for neural recording implant devices is presented. The proposed IC consists of a low-noise neural amplifier and a programmable active bandpass filter to process neural signals residing in the band of 1 Hz to 5 kHz. The neural amplifier is based on a source-degenerated folded-cascode operational transconductance amplifier (OTA) for good noise performance while the following bandpass filter utilizes a low-power current-mirror based OTA with programmable high-pass cutoff frequencies from 1 Hz to 300 Hz and low-pass cutoff frequencies from 300 Hz to 8 kHz. The total recording analog front-end provides 53.1 dB of voltage gain, $4.68{\mu}Vrms$ of integrated input referred noise within 1 Hz to 10 kHz, and noise efficiency factor of 3.67. The IC is designed using $18-{\mu}m$ CMOS process and consumes a total of $3.2{\mu}W$ at 1-V supply voltage. The layout area of the IC is $0.19 mm^2$.
Keywords
analog front-end; neural amplifier; tunable bandpass filter; implant medical device;
Citations & Related Records
연도 인용수 순위
  • Reference
1 X. Zou, L. Liu, J. H. Cheong, L. Yao, P. Li, M.-Y. Cheng, W. L. Goh, R. Rajkumar, G. S. Dawe, K.-W. Cheng, and M. Je, "A 100-channel 1-mW implantable neural recording IC," IEEE Trans. Circuits and Systems I., vol. 60, no. 10, pp. 2584-2596, Oct. 2013.   DOI
2 S.-I. Na, S. H. Lee, H. Lee, J.-K. Woo, S. K. Kim, and S. Kim, ‟A low noise amplifier for neural recording system", in IEIE Fall Conference Proceedings, pp. 644-647, Jun. 2010.
3 P. Kmon and P.Grybos, "Energy efficient lownoise multichannel neural amplifier in submicron CMOS process," IEEE Trans. Circuits and Systems I, vol. 60, no. 7, pp. 1764-1775, Jul. 2013.   DOI
4 S. Brenna, F. Padovan, A. Neviani, A. Bevilacqua, A. Bonfani, and A. L. Lacaita, "A 64-channel $965-{\mu}W$ neural recording SoC with UWB wireless transmission in 130-nm CMOS", IEEE Trans. Circuits and Systems II, vol. 63, no. 6, pp. 528-532, Jun. 2016.   DOI
5 W. Wattanapanitch, M. Fee, and R. Sarpeshkar, "An energy-efficient micropower neural recording amplifier," IEEE Trans. Biomed. Circuits and Systems, vol. 1, no. 2, pp. 136-147, Jun. 2007.   DOI
6 C. Qian, J. Parramon, and E. Sanchez-Sinenchio, "A micropower low-noise neural recording front-end circuit for epileptic seizure detection," IEEE J. of Solid-State Circuits, vol. 46, no. 6, pp. 1392-1405, Jun. 2011.   DOI
7 V. Majidzadeh, A. Schmid, and Y. Leblebici, "Energy efficient low noise neural recording amplifier with enhanced noise efficiency factor," IEEE Trans. Biomed. Circuits and Systems, vol. 5, no. 3, pp. 262-271, Jun. 2011.   DOI