• Title/Summary/Keyword: programmable

Search Result 1,445, Processing Time 0.026 seconds

Multidomain Network Based on Programmable Networks: Security Architecture

  • Alarco, Bernardo;Sedano, Marifeli;Calderon, Maria
    • ETRI Journal
    • /
    • v.27 no.6
    • /
    • pp.651-665
    • /
    • 2005
  • This paper proposes a generic security architecture designed for a multidomain and multiservice network based on programmable networks. The multiservice network allows users of an IP network to run programmable services using programmable nodes located in the architecture of the network. The programmable nodes execute codes to process active packets, which can carry user data and control information. The multiservice network model defined here considers the more pragmatic trends in programmable networks. In this scenario, new security risks that do not appear in traditional IP networks become visible. These new risks are as a result of the execution of code in the programmable nodes and the processing of the active packets. The proposed security architecture is based on symmetric cryptography in the critical process, combined with an efficient manner of distributing the symmetric keys. Another important contribution has been to scale the security architecture to a multidomain scenario in a single and efficient way.

  • PDF

A Design on Novel Architecture Programmable Frequency divider for Integer-N Frequency Synthesizer (Integer-N 주파수 합성기를 위한 새로운 구조의 프로그램어블 주파수 분주기 설계)

  • 김태엽;경영자;이광희;손상희
    • Proceedings of the IEEK Conference
    • /
    • 1999.11a
    • /
    • pp.279-282
    • /
    • 1999
  • Frequency divider selects the channel of the frequency synthesizer. General programmable divider has many flip-flops to realize all integer division value and stability problem by using dual modules prescaler. In this paper, a new architecture of programmable divider is proposed and designed to improve these problems. The proposed programmable divider has only thirteen flip-flops. The programmable divider is designed by 0.65${\mu}{\textrm}{m}$ CMOS technology and HSPICE. Operating frequency of the programmable divider is 200MHz with a 3V supply voltage.

  • PDF

The Proposal of Security Management Architecture using Programmable Networks Technology

  • Kim, Myung-Eun;Seo, Dong-Il;Lee, Sang-Ho
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 2004.08a
    • /
    • pp.926-931
    • /
    • 2004
  • In this paper, we proposed security management architecture that combines programmable network technology and policy based network management technology to manage efficiently heterogeneous security systems. By using proposed security management architecture, a security administrator can manage heterogeneous security systems using security policy, which is automatically translated into a programmable security policy and executed on programmable middleware of security system. In addition, programmable middleware that has the features of programmable network can reduce excessive management traffic. We showed that the programmable middleware could reduce the load of management traffic by comparing processing time between the proposed architecture and PBNM architecture.

  • PDF

Proposal of Network Security Management architecture using Programmable Network Technology (프로그래머블 네트워크 기술을 이용한 네트워크 보안 관리 구조 제안)

  • 김명은;오승희;김광식;남택용;손승원
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.28 no.10C
    • /
    • pp.1033-1044
    • /
    • 2003
  • In this paper, we propose security management architecture that manages efficiently security systems that are produced by different companies and programmable middleware that can reduce the load of management traffic. The proposed architecture applies programmable networks technology to policy based network management (PBNM). The proposed architecture manages and cooperates various security systems using security policy. Also, the programmable middleware provides convenience of management and reduces the overhead of a policy server by translating security policy into execution command. In addition, using programmable middleware, an administrator can manage various security systems that are produced by different companies. We showed that the programmable middleware could reduce the load of management traffic by comparing processing time for enforcing and transferring of policies/messages between the proposed architecture and PBNM architecture.

A Circuit design for generating binary logarithms for possible signal processing using programmable variable - rate up/down counter (Programmable variable-rate up/down counter를 사용한 신호처리가 가능한 Binary logarithms 발생을 위한 회로설계)

  • 이지영
    • The Journal of the Acoustical Society of Korea
    • /
    • v.5 no.3
    • /
    • pp.13-20
    • /
    • 1986
  • 본 논문은 신호처리가 가능한 2진 로가리즘 상수를 발생시키기 위한 programmable variable-rate up/down 계수기의 설계를 기술한다. 2진수에 대한 밑수가 2인 로가리즘 계승의 적용은 결 과적으로 오차가 발생한다. log\sub 2\(1+χ)-χ에 의해 정의된 것처럼 log\sub 2\(1+χ)에서의 오차는 직선의 집합으로 갖게된다. 계수기 rate는 직선의 기울기에 비례한다. 그러므로 신호처리가 가능한 2진 로가리즘 상수는 programmable 계수기를 사용함으로써 쉽게 발생될 수 있다.

  • PDF

Design of a programmable current-mode folding/interpolation CMOS A/D converter (프로그래머블 전류모드 폴딩 . 인터폴레이션 CMOS A/D 변환기 설계)

  • 김형훈
    • Proceedings of the IEEK Conference
    • /
    • 2001.06b
    • /
    • pp.45-48
    • /
    • 2001
  • An programmable current-mode folding and interpolation analog to digital converter (ADC) with programmable interpolator is proposed in this paper. A programmable interpolator is employed not only to vary the resolution of data converter, but also to decrease a power dissipation within the ADC. Because of varying the number of interpolation circuits, resolution is vary from 6 to 10bit. The designed ADC fabricated by a 0.6${\mu}{\textrm}{m}$ n-well CMOS double metal/single poly process. The experimental result shows the power dissipation from 26 to 87mW with a power supply of 3.3V.

  • PDF

Development of Large Scale Programmable Controller : Part I(H/W) (대형 프로그래머블 콘트롤러의 개발 1)

  • 권욱현;김종일;김덕우;정범진;홍진우
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 1987.10b
    • /
    • pp.407-412
    • /
    • 1987
  • A large scale programmable controller is developed which adopts a multiprocessor structure. The developed programmable controller consists of the programmer, the system controller, and the input-output unit. The structure and characteristics of the system controller will be described. The PC has a special hardware scheme to solve the Boolean logic instructions of the sequence control programs. The multiprocessor structure and the special hardware enables, the real time operation and the high speed scanning which is prerequisite to the large scale, programmable controller even for many I/O points.

  • PDF

Solid Electrolytes Characteristics Based on Cu-Ge-Se for Analysis of Programmable Metallization Cell

  • Nam, Ki-Hyun;Chung, Hong-Bay
    • Transactions on Electrical and Electronic Materials
    • /
    • v.9 no.6
    • /
    • pp.227-230
    • /
    • 2008
  • Programmable Metallization Cell (PMC) Random Access Memory is based on the electrochemical growth and removal of electrical nanoscale pathways in thin films of solid electrolytes. In this study, we investigated the nature of thin films formed by the photo doping of copper ions into chalcogenide materials for use in programmable metallization cell devices. These devices rely on metal ions transport in the film so produced to create electrically programmable resistance states. The results imply that a Cu-rich phase separates owing to the reaction of Cu with free atoms from chalcogenide materials.

Design of a programmable Instrument for IEEE-488 BUS (마이크로프로세서에 의한 측정기법 : IEEE-488 BUS용 프로그램형 계측기 설계)

  • 권욱현;고명삼;박민호;김종일;임성훈
    • The Transactions of the Korean Institute of Electrical Engineers
    • /
    • v.32 no.7
    • /
    • pp.254-260
    • /
    • 1983
  • In this paper a basic design procedure for programmable instruments of IEEE-488 BUS system has been discussed by designing a specific programmable frequency counter with its hardware and software. The designed programmable frequency counter has a programmable range switch and a function of the programable number of measurements. It contains five basic functions(Talker. Listener, Source handshake, Accepter handshake and Controller) of a IEEE-488 BUS and the Device-Trigger as a supplimentary function. The hardware has been built along with 6800 MPU and 68488 GPIA, and its software has included initialization, interrupt handler, BI.GET,BO and controller routines, The designed system given in this paper has been successfuly tested via some experiments.

  • PDF