• 제목/요약/키워드: poly-Si TFT

검색결과 299건 처리시간 0.033초

고분자 기판 상에 제작된 극저온 다결정 실리콘 박막 트랜지스터에 관한 연구 (Fabrication of Ultra Low Temperature Poly crystalline Silicon Thin-Film Transistors on a Plastic Substrate)

  • 김영훈;김원근;문대규;한정인
    • 한국전기전자재료학회:학술대회논문집
    • /
    • 한국전기전자재료학회 2005년도 하계학술대회 논문집 Vol.6
    • /
    • pp.445-446
    • /
    • 2005
  • This letter reports the fabrication of polycrystalline silicon thin-film transistors (poly-Si TFT) on flexible plastic substrates using amorphous silicon (a-Si) precursor films by sputter deposition. The a-Si films were deposited with mixture gas of argon and helium to minimize the argon incorporation into the film. The precursor films were then laser crystallized using XeCl excimer laser irradiation and a four-mask-processed poly-Si TFTs were fabricated with fully self-aligned top gate structure.

  • PDF

박막소자응용을 위한 Mo 기판 위에 고온결정화된 poly-Si 박막연구 (The Study of poly-Si Eilm Crystallized on a Mo substrate for a thin film device Application)

  • 김도영;서창기;심명석;김치형;이준신
    • 한국진공학회지
    • /
    • 제12권2호
    • /
    • pp.130-135
    • /
    • 2003
  • 최근, poly-Si 박막은 저가의 박막소자응용을 위하여 사용되어 왔다. 그러나, 유리기판 위에서 일반적인 고상결정화(SPC) 방식으로 poly-Si 박막을 얻기는 불가능하다. 이러한 단점 때문에 유리와 같은 저가기판 위에 poly-Si을 결정화하는 연구가 최근 다양하게 진행되고 있다. 본 논문에서는 급속열처리(RTA)를 이용하여 유연한 기판인 몰리브덴 기판 위에서 a-Si:H를 성장시킨 후 고온결정화에 대한 연구를 진행하였다 고온결정화된 poly-Si 박막은 150$\mu\textrm{m}$ 두께의 몰리브덴 기판 위에 성장되었으며 결정화 온도는 고 진공하에서 $750^{\circ}C$~$1050^{\circ}C$ 사이에서 결정화된 시료에 대하여 결정화도, 결정화 면방향, 표면구조 및 전기적 특성이 조사되었다. 결정화온도 $1050^{\circ}C$에서 3분간 결정화된 시료의 결정화도는 92%를 나타내고 있었다. 결정화된 poly-Si 박막으로 제작된 TFT 소자로부터 전계효과 이동도 67 $\textrm{cm}^2$/Vs을 얻을 수 있었다.

오프 상태 스트레스에 의한 에이징된 P형 Poly-Si TFT에서의 GIDL 전류의 특성 (The GIDL Current Characteristics of P-Type Poly-Si TFT Aged by Off-State Stress)

  • 신동기;장경수;;박희준;김정수;박중현;이준신
    • 한국전기전자재료학회논문지
    • /
    • 제31권6호
    • /
    • pp.372-376
    • /
    • 2018
  • The effects of off-state bias stress on the characteristics of p-type poly-Si TFT were investigated. To reduce the gate-induced drain leakage (GIDL) current, the off-state bias stress was changed by varying Vgs and Vds. After application of the off-state bias stress, the Vgs causing GIDL current was dramatically increased from 1 to 10 V, and thus, the Vgs margin to turn off the TFT was improved. The on-current and subthreshold swing in the aged TFT was maintained. We performed a technology computer-aided design (TCAD) simulation to describe the aged characteristics. The aged-transfer characteristics were well described by the local charge trapping. The activation energy of the GIDL current was measured for the pristine and aged characteristics. The reduced GIDL current was mainly a thermionic field-emission current.

Uniformity Improvement of SLS poly-Si TFT AMOLED

  • Park, Hye-Hyang;Lee, Ki-Yong;Kim, Kyoung-Bo;Kim, Hye-Dong;Chung, Ho-Kyoon
    • Journal of Information Display
    • /
    • 제6권3호
    • /
    • pp.22-25
    • /
    • 2005
  • In this study, we attempted to find the origin of brightness non-uniformity in SLS poly-Si TFT AMOLED. By developing a suitable SLS process with a compensation circuit, we successfully improved the non-uniformity from 40% to 1.7%. In addition, we were able to fabricate 2.2" AMOLED display using SLS poly-Si.

Hot Carrier Reliability of Short Channel ($L=1.5{\mu}m$) P-type Low Temperature poly-Si TFT

  • Choi, Sung-Hwan;Shin, Hee-Sun;Lee, Won-Kyu;Kuk, Seung-Hee;Han, Min-Koo
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 한국정보디스플레이학회 2008년도 International Meeting on Information Display
    • /
    • pp.239-242
    • /
    • 2008
  • We have investigated the reliability of short channel ($L=1.5{\mu}m$) p-type ELA poly-Si TFTs under hot carrier stress. Threshold voltage of short channel TFT was significantly more shifted to positive direction than that of long channel TFT under the same stress. This result may be attributed to electron trapping at the interface between poly-Si film and gate oxide layer.

  • PDF

저온 다결정 실리콘 박막 트랜지스터의 신뢰도 향상을 위한 Counter-doped Lateral Body Terminal (CLBT) 구조 (Reliability of Low Temperature Poly-Si TFT employing Counter-doped Lateral Body Terminal)

  • 김재신;유준석;김천홍;이민철;한민구
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 2001년도 하계학술대회 논문집 C
    • /
    • pp.1442-1444
    • /
    • 2001
  • A new low-temperature poly-Si TFT employing a counter-doped lateral body terminal is proposed and fabricated, in order to enhance the stability of poly-Si TFT driving circuits. The LBT structure effectively suppresses the kink effect by collecting the counter-polarity carriers and suppresses the hot carrier effect by reducing the peak lateral field at the drain junction. The proposed device is immune to dynamic stress, so that it is suitable for low voltage and high speed driving circuits of AMLCD.

  • PDF

측면 기판 단자를 갖는 다결정 실리콘 박막 트랜지스터의 제작과 전기적 특성 분석 (Fabrication and electrical characteristic analysis of poly-Si TFT with lateral body)

  • 최형배;유준석;김천홍;한민구
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 1998년도 하계학술대회 논문집 D
    • /
    • pp.1462-1464
    • /
    • 1998
  • Poly-Si TFT(Thin Film Transistor) is a electronic device that can be applied to the field of large area electronics such as AMLCD. We have fabricated the poly-Si TFT with lateral body terminal that is counter-doped body electrode and investigated the electrical characteristics of it. The lateral body terminal being short with s terminal, we have measured the transfer charac (Vg-ld) and the output characteristic (Vd-ld) fabricated devices. The measured result showe only that leakage current in OFF-state was re and Kink effect in ON-state was suppressed bu that in output characteristic curve the output Id was sustained constantly with the output v Vd in the saturation region.

  • PDF

채널 길이에 따른 n-채널과 p-채널 Poly-Si TFT's의 전기적 특성 분석 (Analysis of the Electrical Characteristics with Channel Length in n-ch and p-ch poly-Si TFT's)

  • 백희원;이제혁;임동규;김영호
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 1999년도 추계학술대회 논문집 학회본부 C
    • /
    • pp.971-973
    • /
    • 1999
  • 채널길이에 따른 n-채널과 p-채널 poly-Si TFT's를 제작하고 그 전기적 특성을 분석하였다. n-채널과 p-채널소자는 공통적으로 기생바이폴라트 랜지스터현상(parasitic bipolar transistor action)에 의한 kink 효과, 전하공유(charge sharing)에 의한 문턱전압의 감소, 소오스와 드레인 근처의 결함에 의한 RSCE(reverse short channel effect) 효과, 수직전계에 의한 이동도의 감소, 그리고 avalanche 증식에 의한 S-swing의 감소가 나타났다. n-채널은 p-채널 보다 더 큰 kink, 이동도, S-swing의 변화가 나타났으며, 높은 드레인 전압에서의 문턱전압의 이동은 avalanche 증식(multiplication)에 의한 것이 더 우세한 것으로 나타났다. 누설전류의 경우, 채널 길이가 짧아짐에 따라 n-채널은 큰 증가를 나타냈으나 p-채널의 경우는 변화가 나타나지 않았다.

  • PDF

열화가 억제된 다결성 실리콘 박막 트랜지스터의 제작 및 소자의 열화 특성 분석 (Analysis on Degradation of Poly-Si TFT`s and Fabrication of Depressed Poly-Si TFT)

  • 김용상;박진석;조봉희;길상근;김영호
    • 대한전기학회논문지:전기물성ㆍ응용부문C
    • /
    • 제50권10호
    • /
    • pp.489-493
    • /
    • 2001
  • The on-current of offset and LDD structured devices in slightly decreased while the off-current are remarkably reduced and almost constant independent of gate and drain voltage because offset and LDD regions behave as a series resistance and reduce the lateral electric field in the drain depletion. Degradation of these devices is dependent upon the offset and LDD length rather than doping concentration in these regions. Also, degradation mechanism has been related to the interface generation rather than the hot carrier injection into gate oxide.

  • PDF

열화가 억제된 다결정 실리콘 박막 트랜지스터의 전기적 특성 (Electrical Characteristics of Poly-Si TFT`s with Improved Degradation)

  • 변문기;이제혁;백희원;김동진;김영호
    • 한국전기전자재료학회:학술대회논문집
    • /
    • 한국전기전자재료학회 1999년도 추계학술대회 논문집
    • /
    • pp.457-460
    • /
    • 1999
  • The effects of electrical positive stress on n-channel LDD and offset structured poly-Si TFT\`s have been systematically investigated in order to analyze the transfer curve\`s shift mechanism. It has been found that the LDD and offset regions behave as a series resistance that reduce the electric field near drain. Hot carrier effects are reduced because of these results. After electrical stress transfer curve’s shift and variation of the off-current are dependent upon the offset length rather than offset region’s doping concentration. Variation of the subthreshold slope is dependent upon offset region’s doping concentration as well as offset length.

  • PDF