• Title/Summary/Keyword: poly paper

Search Result 880, Processing Time 0.026 seconds

Synthesis, Molecular and Microstructural Study of Poly-N-Vinylpyrrolidone Oximo-L-Valyl-Siliconate with IR, 1H-NMR and SEM

  • Singh, Man;Padmaja, G. Vani
    • Bulletin of the Korean Chemical Society
    • /
    • v.31 no.7
    • /
    • pp.1869-1874
    • /
    • 2010
  • By reducing PVP with $H_2NOH$.HCl and NaOH 2:2:1 mass ratios in aqueous ethanol, poly-N-vinyl pyrrolidone oxime [PVPO] was prepared with 92% yield. Applying the sol-gel concept, orthosilicic acid [OSA] was made by hydrolyzing TEOS with ethanol in 1:0.5 molar ratios using 1 N KOH aqueous solution as a catalyst. The OSA + PVPO + $_L$-Valine ($\alpha$-amino acid) were mixed with pure ethanolic medium in 1:2:2 mass ratios and refluxed at $78^{\circ}C$ and 6 pH for 6.5 h. A white residue of poly-N-vinyl pyrrolidone oximo-L-valyl-siliconate [POVS] appeared after 5 h. The heating of reaction mixture was stopped and the contents were brought to NTP. The residue formation of POVS was intensified with lowering a temperature and completely solidified within 5 h, was filtered using a vacuum pump with Whatmann filter paper no. 42. The residue of POVS was washed several times with 20% aqueous cold ethanolic solution and dried in vacuum chamber at $25^{\circ}C$ for 24 h. The MP was noted above $350^{\circ}C$. Structural and internal morphology were analyzed with IR and $^1H$-NMR, and SEM respectively. A drug loading and transporting ability of the POVS in water and at pH = 5 and 8 was determined chromatographically.

Raman Scattering Investigation of Polycrystalline 3C-SiC Thin Films Deposited on $SiO_2$ by APCVD using HMDS (CVD로 성장된 다결정 3C-SiC 박막의 라만특성)

  • Yoon, Kyu-Hyung;Chung, Gwiy-Sang
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2009.06a
    • /
    • pp.197-198
    • /
    • 2009
  • This paper describes the Raman scattering characteristics of polycrystalline (poly) 3C-SiC films, which were deposited on the thermally oxidized Si(100) substrate by the atmosphere pressure chemical vapor deposition (APCVD) method according to growth temperature. TO and LO phonon modes to 2.0m thick poly 3C-SiC deposited at $1180^{\circ}C$ were measured at 794.4 and $965.7\;cm^{-1}$ respectively. From the intensity ratio of $I_{(LO)}/I_{(TO)}$ 1.0 and the broad full width half maximum (FWHM) of TO modes, itcan be elucidated that the crystallinity of 3C-SiC forms polycrystal instead of disordered crystal and the crystal defect is small. At the interface between 3C-SiC and $SiO_2$, $1122.6\;cm^{-1}$ related to C-O bonding was measured. Here poly 3C-SiC admixes with nanoparticle graphite with the Raman shifts of D and G bands of C-C bonding 1355.8 and $1596.8\;cm^{-1}$. Using TO mode of 2.0 m thick poly 3C-SiC, the biaxial stress was calculated as 428 MPa.

  • PDF

The characteristics of poly-silicon TFTs fabricated using ELA for AMOLED applications

  • Son, Hyuk-Joo;Kim, Jae-Hong;Jung, Sung-Wook;Lee, Jeoung-In;Jang, Kyung-Soo;Chung, Hok-Yoon;Choi, Byoung-Deog;Lee, Ki-Yong;Yi, Jun-Sin
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2007.08b
    • /
    • pp.1281-1283
    • /
    • 2007
  • In this paper, the properties of n-channel poly-Si TFTs with different channel widths are reported. Poly-Si fabricated using ELA on glass substrates has high quality as a material for applications such as TFT-LCDs. The fabricated n-channel TFTs have a double stack structure of oxide-nitride which acts as an insulator layer. The results show that the small channel TFTs exhibited a lower $V_{TH}$ and the wide channel TFTs had a higher $I_{DSAT}$. The nchannel poly-Si TFTs with an $I_{ON}/I_{OFF}$ value of more than $10^4$ can be reliable switching devices for AMOLED displays.

  • PDF

Poly-Si Thin Film and Solar Cells by VHF-PECVD (VHF-PECVD를 이용한 다결정 실리콘 박막 증착 및 태양전지 제조)

  • Lee, J.C.;Chung, Y.S.;Kim, S.K.;Youn, K.H.;Park, I.J.;Song, J.S.;Kwon, S.W.;Lim, K.S.
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2003.07b
    • /
    • pp.995-998
    • /
    • 2003
  • This paper presents the deposition of poly-Si thin-film and fabrication of a solar cell by VHF-PECVD method. The poly-Si thin films. and pin-type solar cells are fabricated using multi-chamber cluster tool system. A 7.4% conversion efficiency was achieved from poly-Si thin film solar cells with total thickness less than $5{\mu}m$. The physical characteristic was measured by Raman spectroscopy, solar cell characteristic was measured under AM1.5 illumination.

  • PDF

Fabrication of polycrystalline 3C-SiC thin film diodes (다결정 3C-SiC 박막 다이오드의 제작)

  • Ahn, Jeong-Hak;Chung, Gwiy-Sang
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2007.06a
    • /
    • pp.348-349
    • /
    • 2007
  • This paper describes the electrical characteristics of polycrystalline (poly) 3C-SiC thin film diodes, in which poly 3C-SiC thin films on n-type and p-type Si wafers, respectively, were deposited by APCVD using HMDS, Hz, and Ar gas at $1180^{\circ}C$ for 3 hr. The schottky diode with Au/poly 3C-SiC/Si(n-type) structure was fabricated. Its threshold voltage ($V_d$), breakdown voltage, thickness of depletion layer, and doping concentration ($N_D$) values were measured as 0.84 V, over 140 V, 61nm, and $2.7\;{\times}\;10^{19}\;cm^3$, respectively. The p-n junction diodes fabricated on the poly 3C-SiC/Si(p-type) were obtained like characteristics of single 3C-SiC p-n junction diodes. Therefore, poly 3C-SiC thin film diodes will be suitable microsensors in conjunction with Si fabrication technology.

  • PDF

The Fabrication of Four-Terminal Poly-Si TFTs with Buried Channel (Buried Channel 4단자 Poly-Si TFTs 제작)

  • Jeong, Sang-Hun;Park, Cheol-Min;Yu, Jun-Seok;Choe, Hyeong-Bae;Han, Min-Gu
    • The Transactions of the Korean Institute of Electrical Engineers C
    • /
    • v.48 no.12
    • /
    • pp.761-767
    • /
    • 1999
  • Poly-Si TFTs(polycrystalline silicon thin film transistors) fabricated on a low cost glass substrate have attracted a considerable amount of attention for pixel elements and peripheral driving circuits in AMLCS(active matrix liquid crystal display). In order to apply poly-Si TFTs for high resolution AMLCD, a high operating frequency and reliable circuit performances are desired. A new poly-Si TFT with CLBT(counter doped lateral body terminal) is proposed and fabricated to suppress kink effects and to improve the device stability. And this proposed device with BC(buried channel) is fabricated to increase ON-current and operating frequency. Although the troublesome LDD structure is not used in the proposed device, a low OFF-current is successfully obtained by removing the minority carrier through the CLBT. We have measured the dynamic properties of the poly-Si TFT device and its circuit. The reliability of the TFTs and their circuits after AC stress are also discussed in our paper. Our experimental results show that the BC enables the device to have high mobility and switching frequency (33MHz at $V_{DD}$ = 15 V). The minority carrier elimination of the CLBT suppresses kink effects and makes for superb dynamic reliability of the CMOS circuit. We have analyzed the mechanism in order to see why the ring oscillators do not operate by analyzing AC stressed device characteristics.

  • PDF

Improvement of Wet-end Performance and Paper Strength with Polyvinylamine

  • Son, Dong-Jin;Kim, Bong-Yong
    • Journal of Korea Technical Association of The Pulp and Paper Industry
    • /
    • v.37 no.5 s.113
    • /
    • pp.63-69
    • /
    • 2005
  • This study was performed to introduce recently developed polyvinylamine as a wet-end process and paper strength improving aids. As a retention and drainage aids, high cationic charged polyvinylamine was more effective at the BCTMP and ONP stock condition than LBKP stock condition. As a dry tensile strength aid, dual system of polyvinylamine with anionic polyacrylamide was the best at the LBKP or ONP stock conditions. On the other hand, polyvinyl amine alone was better than dual system of polyvinylamine with anionic polyacrylamide at the BCTMP condition. As a wet tensile strength aid, polyvinylamine single system and dual system of polyvinylamine with anionic polyacrylamide were good at LBKP, BCTMP and ONP stock conditions. However, poly(aminoamide)-epichlorohydrin resin was good at LBKP and ONP stock conditions but efficiency of poly(aminoamide)-epichlorohydrin resin was remarkably decreased at BCTMP stock condition.

Statistical Design of Experiments and Analysis: Hierarchical Variance Components and Wafer-Level Uniformity on Gate Poly-Silicon Critical Dimension (통계적 실험계획 및 분석: Gate Poly-Silicon의 Critical Dimension에 대한 계층적 분산 구성요소 및 웨이퍼 수준 균일성)

  • Park, Sung-min;Kim, Byeong-yun;Lee, Jeong-in
    • Journal of Korean Institute of Industrial Engineers
    • /
    • v.29 no.2
    • /
    • pp.179-189
    • /
    • 2003
  • Gate poly-silicon critical dimension is a prime characteristic of a metal-oxide-semiconductor field effect transistor. It is important to achieve the uniformity of gate poly-silicon critical dimension in order that a semiconductor device has acceptable electrical test characteristics as well as a semiconductor wafer fabrication process has a competitive net-die-per-wafer yield. However, on gate poly-silicon critical dimension, the complexity associated with a semiconductor wafer fabrication process entails hierarchical variance components according to run-to-run, wafer-to-wafer and even die-to-die production unit changes. Specifically, estimates of the hierarchical variance components are required not only for disclosing dominant sources of the variation but also for testing the wafer-level uniformity. In this paper, two experimental designs, a two-stage nested design and a randomized complete block design are considered in order to estimate the hierarchical variance components. Since gate poly-silicon critical dimensions are collected from fixed die positions within wafers, a factor representing die positions can be regarded as fixed in linear statistical models for the designs. In this context, the two-stage nested design also checks the wafer-level uniformity taking all sampled runs into account. In more detail, using variance estimates derived from randomized complete block designs, Duncan's multiple range test examines the wafer-level uniformity for each run. Consequently, a framework presented in this study could provide guidelines to practitioners on estimating the hierarchical variance components and testing the wafer-level uniformity in parallel for any characteristics concerned in semiconductor wafer fabrication processes. Statistical analysis is illustrated for an experimental dataset from a real pilot semiconductor wafer fabrication process.

The Vertical and Lateral Ordering of PDMA-b-PS Block Copolymer Thin film via Control of Relative Humidity (습도의 영향에 따른 PDMA-b-PS 친수성 블록공중합체 박막의 패턴 조절)

  • Jung, Hyun-Jung;Kim, Tae-Joon;Bang, Joon-A
    • Korean Chemical Engineering Research
    • /
    • v.49 no.3
    • /
    • pp.352-356
    • /
    • 2011
  • In this paper, we prepared new type of hydrophilic block copolymers that exhibit the long-ranged lateral ordering in thin film. It was previously demonstrated that poly(ethyleneoxide-b-styrene) and poly(ethyleneoxide-b-metharylate-b-styrene) block copolymer thin films have a high degree of lateral ordering after solvent annealing process. In these cases, the relative humidity plays an important role in long-ranged lateral ordering. However, the origin of the humidity effect on the orders of these hydrophilic block copolymers is not fully understood. To investigate the effect of the humidity further, we prepared other hydrophilic poly(N,N-dimethylacrylamide-b-styrene)(PDMA-b-PS) block copolymers via RAFT polymerization. As with PEO-containing block copolymers, PDMA-b-PS block copolymers exhibit the long-ranged lateral ordering after solvent annealing process.

A Study on the Fabrication of p-type poly-Si Thin Film Transistor (TFT) Using Sequential Lateral Solidification(SLS) (SLS 공정을 이용한 p-type poly-Si TFT 제작에 관한 연구)

  • Lee, Yun-Jae;Park, Jeong-Ho;Kim, Dong-Hwan
    • The Transactions of the Korean Institute of Electrical Engineers C
    • /
    • v.51 no.6
    • /
    • pp.229-235
    • /
    • 2002
  • This paper presents the fabrication of polycrystalline thin film transistor(TFT) using sequential lateral solidification(SLS) of amorphous silicon. The fabricated SLS TFT showed high Performance suitable for active matrix liquid crystal display(AMLCD). The SLS process involves (1) a complete melting of selected area via irradiation through a patterned mask, and (2) a precisely controlled pulse translation of the sample with respect to the mask over a distance shorter than the super lateral growth(SLG) distance so that lateral growth extended over a number of iterative steps. The SLS experiment was performed with 550$\AA$ a-Si using 308nm XeCl laser having $2\mu\textrm{m}$ width. Irradiated laser energy density is 310mJ/$\textrm{cm}^2$ and pulse duration time was 25ns. The translation distance was 0.6$\mu$m/pulse, 0.8$\mu$m/pulse respectively. As a result, a directly solidified grain was obtained. Thin film transistors (TFTs) were fabricated on the poly-Si film made by SLS process. The characteristics of fabricated SLS p -type poly-Si TFT device with 2$\mu\textrm{m}$ channel width and 2$\mu\textrm{m}$ channel length showed the mobility of 115.5$\textrm{cm}^2$/V.s, the threshold voltage of -1.78V, subthreshold slope of 0.29V/dec, $I_{off}$ current of 7$\times$10$^{-l4}$A at $V_{DS}$ =-0.1V and $I_{on}$ / $I_{off}$ ratio of 2.4$\times$10$^{7}$ at $V_{DS}$ =-0.1V. As a result, SLS TFT showed superior characteristics to conventional poly-Si TFTs with identical geometry.y.y.y.