• Title/Summary/Keyword: op-amp

Search Result 215, Processing Time 0.031 seconds

A Novel 800mV Beta-Multiplier Reference Current Source Circuit for Low-Power Low-Voltage Mixed-Mode Systems (저전압 저전력 혼성신호 시스템 설계를 위한 800mV 기준전류원 회로의 설계)

  • Kwon, Oh-Jun;Woo, Son-Bo;Kim, Kyeong-Rok;Kwack, Kae-Dal
    • Proceedings of the IEEK Conference
    • /
    • 2008.06a
    • /
    • pp.585-586
    • /
    • 2008
  • In this paper, a novel beta-multiplier reference current source circuit for the 800mV power-supply voltage is presented. In order to cope with the narrow input common-mode range of the OpAmp in the reference circuit, shunt resistive voltage divider branches were deployed. High gain OpAmp was designed to compensate intrinsic low output resistance of the MOS transistors. The proposed reference circuit was designed in a standard 0.18um CMOS process with nominal Vth of 420mV and -450mV for nMOS and pMOS transistor respectively. The total power consumption including OpAmp is less than 50uW.

  • PDF

Low-Power. High Slew-Rate OP-AMP for Large Size, High Resolution TFT-LCDs

  • Kim, Seong-Joong;Sung, Yoo-Chang;Lim, Byong-Chan;Kwon, Oh-Kyong;Chang, Kye-Eon
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2002.08a
    • /
    • pp.530-532
    • /
    • 2002
  • We have developed a low-power, high slew-rate OP-AMP for large size and high resolution TFT-LCDs which have 8${\mu}$A quiescent current with settling time less than 6${\mu}$sec. The proposed OP-AMP contains newly developed the driving circuit of class-AB output stage which can achieve a low quiescent current less than 8${\mu}$A and a slew-rate higher than 3.14V/${\mu}$sec.

  • PDF

The Three-Stage Operational Amplifier Design for High Speed Signal Processing (고속 신호처리를 위한 3-Stage 연산증폭기 설계)

  • Kim, D.Y.;Jo, S.I.;Kim, S.;Bang, J.H.
    • Proceedings of the KIEE Conference
    • /
    • 1990.07a
    • /
    • pp.521-524
    • /
    • 1990
  • There is an increasing interest in high-speed signal processing in modern telecommunication and consumer electronics applications. HDTV, ISDN. A limiting factor in Op-Amp based analog integrated circuits is the limited useful frequency range. This research program will develop a new CMOS Op-Amp architecture with improved gainband width product. The new design CMOS Op-Amp will achieve up to 100MHz unity gainband width with a 1.5-micron design rule.

  • PDF

Analysis of Measured Azimuth Error on Sensitivity Calibration Routine (Sensitivity Calibration 루틴 수행시 Tilt에 의한 방위각 측정 오차의 분석)

  • Woo, Kwang-Joon;Kang, Su-Min
    • Journal of the Institute of Electronics Engineers of Korea SC
    • /
    • v.48 no.1
    • /
    • pp.1-8
    • /
    • 2011
  • The accuracy of MR sensor-based electronic compass is influenced by the temperature drift and DC offset of the MR sensor and the OP-amp, the magnetic distortion of nearby magnetic materials, and the compass tilt We design the 3-axis MR sensor and accelerometers-based electronic compass which is compensated by the set/reset pulse switching method on the temperature drift and DC offset, by the execution of hard-iron calibration routine on the magnetic distortion, and by the execution of the Euler rotational equation on the compass tilt. We qualitatively analyze the measured azimuth error on the execution of sensitivity calibration routine which is the normalization process on the different sensitivity of each MR sensor and the different gain of each op-amps. This compensation and analytic result make us design the one degree accuracy electronic compass.

A High Slew-rate Two-stage OP-AMP for TFT-LCD Driver ICs (TFT-LCD 구동회로를 위한 High Slew-rate Two-stage OP-AMP)

  • 유용수;권모경
    • Proceedings of the IEEK Conference
    • /
    • 2003.07b
    • /
    • pp.1011-1014
    • /
    • 2003
  • We proposed a new two-stage operational amplifier that increases the slew rate by adding some simple circuitry to the conventional structure. The proposed circuit is simulated by HSPICE and the slew rate of the proposed circuit is improved more than 10 times than that of conventional one in slewing state without considerable increments in area and power consumption.

  • PDF

Design and Analysis of High Stability Stabilized Power Source (고안정도 안정화전원의 설계와 해석)

  • Kim, Joo-Hong;Bo, Sim-Kwang
    • Journal of the Korean Institute of Telematics and Electronics
    • /
    • v.14 no.5
    • /
    • pp.22-28
    • /
    • 1977
  • This is a design and analysis of the D.C. highly stabilized power source. This appratus has 10**-7 order of the voltage regulation and 40V, 1.5A, continuosly variable D.C. output. Authors inspected the effect of the OP Amp, FET and the load circuit to the stationary and transient characteristics of the apparatus. Authors found that it is a useful method for high performance of the stabilized power source to utilize IC OP Amp and FET as the elements of it.

  • PDF

The design of high-accuracy CMOS sampel-and-hold amplifiers (고정밀 CMOS sample-and-hold 증폭기 설계 기법 및 성능 비교)

  • 최희철;장동영;이성훈;이승훈
    • Journal of the Korean Institute of Telematics and Electronics A
    • /
    • v.33A no.6
    • /
    • pp.239-247
    • /
    • 1996
  • The accuracy of sample-and-hold amplifiers (SHA's) empolying a CMOS process in limited by nonideal factors such as linearity errors of an op amp and feedthrough errors of switches. In this work, after some linearity improvement techniques for an op amp are discussed, three different SHA's for video signal processing are designed, simulated, and compared. The CMOS SHA design techniques with a 12-bit level accuracy are proposed by minimizing cirucit errors based on the simulated results.

  • PDF

A Simulation-Based Analog Cell Synthesis with Improved Simulation Efficiency (시뮬레이션 효율을 향상시킨 시뮬레이션 기반의 아날로그 셀 합성)

  • 송병근;곽규달
    • Journal of the Korean Institute of Telematics and Electronics C
    • /
    • v.36C no.10
    • /
    • pp.8-16
    • /
    • 1999
  • This paper presents a new simulation-based analog cell synthesis approach with improved simulation efficiency For the hierarchical synthesis of analog cells we developed the sub-circuit optimizers such as current mirror and differential input stage. Each sub-circuit optimizer can be used for synthesis of analog cells such as OTA(operational transconductance amplifier), 2-stage OP-AMP and comparator. To reduce the time spending of the simulation-based synthesis we propose 2-stage searching scheme and simulation data reusing scheme. With those schemes the synthesis time spending of OTA was reduced from 301.05sec to 56.52sec by 81.12%. Since our synthesis system doesn't need other additional physical parameters except SPICE parameters, and is independent of the process and its model level, the time spending to port to other process is minimized. We synthesized OTA and 2-stage OP-AMP respectively with our approach to show its usefulness.

  • PDF

LED Communication-based Multi-hop Wireless Transmission Network System (LED 통신기반 멀티 홉 무선 전송네트워크시스템)

  • Jo, Seung-Wan;Dung, Le-The;An, Beong-Ku
    • The Journal of the Institute of Internet, Broadcasting and Communication
    • /
    • v.12 no.4
    • /
    • pp.37-42
    • /
    • 2012
  • LED is just a semiconductor which can produce light. Currently, there are active research works on LED lighting technologies according to the growth of energy-saving environmental industry. Especially, LED communication is one of the active research works in these fields. In this paper, we design a LED communication-based multi-hop transmission wireless network system. The designed system consists of a transmission circuit system(transmitter) using LED and a receiving circuit system(receiver) using PD(photo detector) and OP-Amp, and relay system which can support multi-hop wireless network service with PD, OP-Amp, and LED, respectively. The experiments for the designed system are performed as follows. One computer is connected at the end of transmitter and receiver, respectively. There are two relays between transmitter and receiver, and text files are transmitted continuously by using text transmission programming. In this experiment, we test the performance with various baud rates, transmission ranges.