• Journal of the Institute of Electronics and Information Engineers
• /
• 제53권8호
• /
• pp.13-18
• /
• 2016

In Internet of Things (IoT) environment, a variety of smart devices are connected to Internet through various network technologies such as 4G/5G, WiBro, Bluetooth, etc. in order to provide the remote monitoring service such as smart healthcare service, etc. Most standard mobility management protocols based on IETF Mobile IP may not be suitable for Internet of Things (IoT) environments due to constrained power, constrained CPU processing and memory capacity, and large signalling overhead which are inherently accompanied by various devices in IoT environments. In this article, we propose a new mobility management protocol CoMP (CoAP-based Mobility Managemenbt Protocol) for reliable mobility management in IoT environments. The architecture and algorithm to achieve both reliability and simplicity for IoT mobility management are proposed. Finally, performance has been evaluated by both mathematical analysis and simulation.

• Proceedings of the Korean Vacuum Society Conference
• /
• 한국진공학회 2012년도 제43회 하계 정기 학술대회 초록집
• /
• pp.329-329
• /
• 2012

Mobile 기기로 둘러싸여있는 현대의 환경에서 Flash memory에 대한 중요성은 날로 더해가고 있다. Flash memory의 가격 경쟁력 강화와 사용되는 기기의 소형화를 위해 flash memory의 비례축소가 중요한 문제로 부각되고 있다. 그러나 다결정 실리콘을 플로팅 게이트로 이용하는planar flash memory 소자의 경우 비례 축소 시 short channel effect 와 leakage current, subthreshold swing의 증가로 인한 성능저하와 같은 문제들로 인해 한계에 다다르고 있다. 이를 해결하기 위해 CTF 메모리 소자, nanowire FET, FinFET과 같은 새로운 구조를 가지는 메모리소자에 대한 연구가 활발히 진행되고 있다. 본 연구에서는 22 nm 게이트 크기의 FinFET 구조를 가지는 플래시 메모리소자에서 fin의 두께와 높이의 변화에 따른 메모리 소자의 전기적 특성을 3-dimensional 구조에서 technology computer aided design ( TCAD ) tool을 이용하여 시뮬레이션 하였다. 본 연구에서는 3D FinFET 구조를 가진 플래시 메모리에 대한 시뮬레이션 하였다. FinFET 구조에서 채널영역은 planar 구조와 다르게 표면층이 multi-orientation을 가지므로 본 계산에서는 multi-orientation Lombardi mobility model을 이용하여 계산하였다. 계산에 사용된 FinFET flash memory 구조는 substrate의 도핑농도는 $1{\times}10^{18}$로 하였으며 source, drain, gate의 도핑농도는 $1{\times}10^{20}$으로 설정하여 계산하였다. Fin 높이는 28 nm로 고정한 상태에서 fin의 두께는 12 nm부터 28nm까지 6단계로 나누어서 각 구조에 대한 프로그램 특성과 전기적 특성을 관찰 하였다. 계산결과 FinFET 구조의 fin 두께가 두꺼워 질수록 채널형성이 늦어져 threshold voltage 값이 커지게 되고 subthreshold swing 값 또한 증가하여 전기적 특성이 나빠짐을 확인하였다. 각 구조에서의 전기장과 전기적 위치에너지의 분포가 fin의 두께에 따라 달라지므로써 이로 인해 프로그램 특성과 전기적 특성이 변화함을 확인하였다.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• 제67권6호
• /
• pp.799-803
• /
• 2018

We demonstrated memory thin-film transistors (MTFTs) with organic ferroelectric polymer poly(vinylidene fluoride-co-trifluoroethylene) and an amorphous oxide semiconducting indium gallium zinc oxide channel on the elastomeric substrate. The dielectric constant for the P(VDF-TrFE) thin film prepared on the elastomeric substrate was calculated to be 10 at a high frequency of 1 MHz. The voltage-dependent capacitance variations showed typical butterfly-shaped hysteresis behaviors owing to the polarization reversal in the film. The carrier mobility and memory on/off ratio of the MTFTs showed $15cm^2V^{-1}s^{-1}$ and $10^6$, respectively. This result indicates that the P(VDF-TrFE) film prepared on the elastomeric substrate exhibits ferroelectric natures. The fabricated MTFTs exhibited sufficiently encouraging device characteristics even on the elastomeric substrate to realize mechanically stretchable nonvolatile memory devices.

• Transactions on Electrical and Electronic Materials
• /
• 제16권4호
• /
• pp.187-189
• /
• 2015

A charge-trap flash (CTF) thin film transistor (TFT) memory is proposed at a low-temperature process (≤ 450℃). The memory cell consists of a sputtered oxide-nitride-oxide (ONO) gate dielectric and Schottky barrier (SB) source/drain (S/D) junctions using nickel silicide. These components enable the ultra-low-temperature process to be successfully achieved with the ONO gate stacks that have a substrate temperature of room temperature and S/D junctions that have an annealing temperature of 200℃. The silicidation process was optimized by measuring the electrical characteristics of the Ni-silicided Schottky diodes. As a result, the Ion/Ioff current ratio is about 1.4×10⁵ and the subthreshold swing and field effect mobility are 0.42 V/dec and 14 cm²/V·s at a drain voltage of −1 V, respectively.

• Journal of the Semiconductor & Display Technology
• /
• 제19권2호
• /
• pp.72-76
• /
• 2020

The author demonstrated organic ferroelectric thin-film transistors with ferroelectric materials of P(VDF-TrFE) and an amorphous oxide semiconducting In-Ga-Zn-O channel on the silicon substrates. The organic ferroelectric layers were deposited on an oxide semiconductor layer by Langmuir-Blodgett method and then annealed at 128℃ for 30min. The carrier mobility and current on/off ratio of the memory transistors showed 9 ㎠V^-1s^-1 and 6 orders of magnitude, respectively. We can conclude from the obtained results that proposed memory transistors were quite suitable to realize flexible and werable electronic applications.

• Korean Institute of Interior Design Journal
• /
• 제24권4호
• /
• pp.51-60
• /
• 2015

This study aims to establish the foundation for a simultaneity research, draw the potential through Bergson's simultaneity, and explore a space with the possibility of a continued change, focusing on the simultaneous process, in which physical mobility and consciousness of space last together. First, this study was focused on understanding Bergson's simultaneity, on the basis of the perspective that space needs to have more active, dynamic mobility. For understanding Bergson's simultaneity, the understanding of Bergson's duration conception, memory and perception was preceded. After that, the characteristics of simultaneity were extracted from the concepts of duration, change, memory and perception and its characteristics, which are connected to space, were analyzed. As a result, the study on simultaneity that was intensively analyzed, based on diverse cases, re-awakened the basis of value or thought, which we must aim at, in space design of the present time. This shows the possibility of another creative form that can be found in spaces of the present time and serves as the foundation to discover an essential and potential value of space in space design. Moreover, the combination of space with science, humanities, art and digital media technology demonstrated once again that there is a good possibility of approaching non-representational space that is pursued today and it is anticipated that using Bergson's simultaneity as a medium for spatial combination in their relationship would help in drawing deeper internal meaning and potential of space.

• Proceedings of the Korean Vacuum Society Conference
• /
• 한국진공학회 2013년도 제45회 하계 정기학술대회 초록집
• /
• pp.240.2-240.2
• /
• 2013

The device scale of flash memory was confronted with quantum mechanical limitation. The next generation memory device will be required a break-through for the device scaling problem. Especially, graphene is one of important materials to overcome scaling and operation problem for the memory device, because ofthe high carrier mobility, the mechanicalflexibility, the one atomic layer thick and versatile chemistry. We demonstrate the hybrid memory consisted with the metal-oxide quantum dots and the mono-layered graphene which was transferred to $SiO_2$ (5 nm)/Si substrate. The 5-nm thick secondary $SiO_2$ layer was deposited on the mono-layered graphene by using ultra-high vacuum sputtering system which base pressure is about $1{\times}10^{-10}$ Torr. The $In_2O_3$ quantum dots were distributed on the secondary $SiO_2$2 layer after chemical reaction between deposited In layer and polyamic acid layer through soft baking at $125^{\circ}C$ for 30 min and curing process at $400^{\circ}C$ for 1 hr by using the furnace in $N_2$ ambient. The memory devices with the $In_2O_3$ quantum dots on graphene monolayer between $SiO_2$ thin films have demonstrated and evaluated for the application of next generation nonvolatile memory device. We will discuss the electrical properties to understating memory effect related with quantum mechanical transport between the $In_2O_3$ quantum dots and the Fermi level of graphene layer.

• ETRI Journal
• /
• 제35권4호
• /
• pp.734-737
• /
• 2013

Nonvolatile ferroelectric poly(vinylidene fluoride-co-trifluoroethylene) memory based on an organic thin-film transistor with inkjet-printed dodecyl-substituted thienylenevinylene-thiophene copolymer (PC12TV12T) as the active layer is developed. The memory window is 4.5 V with a gate voltage sweep of -12.5 V to 12.5 V. The field effect mobility, on/off ratio, and gate leakage current are 0.1 $cm^2/Vs$, $10^5$, and $10^{-10}$ A, respectively. Although the retention behaviors should be improved and optimized, the obtained characteristics are very promising for future flexible electronics.

• Proceedings of the Korean Vacuum Society Conference
• /
• 한국진공학회 2016년도 제50회 동계 정기학술대회 초록집
• /
• pp.324-326
• /
• 2016

In this study, we have investigated indium tin zinc oxide (ITZO) as an active channel for non-volatile memory (NVM) devices. The electrical and memory characteristics of NVM devices using multi-stack gate insulator SiO2/SiOx/SiOxNy (OOxOy) with Si-rich SiOx for charge storage layer were also reported. The transmittance of ITZO films reached over 85%. Besides, ITZO-based NVM devices showed good electrical properties such as high field effect mobility of 25.8 cm2/V.s, low threshold voltage of 0.75 V, low subthreshold slope of 0.23 V/dec and high on-off current ratio of $1.25{\times}107$. The transmission Fourier Transform Infrared spectroscopy of SiOx charge storage layer with the richest silicon content showed an assignment at peaks around 2000-2300 cm-1. It indicates that many silicon phases and defect sources exist in the matrix of the SiOx films. In addition, the characteristics of NVM device showed a retention exceeding 97% of threshold voltage shift after 104 s and greater than 94% after 10 years with low operating voltage of +11 V at only 1 ms programming duration time. Therefore, the NVM fabricated by high transparent ITZO active layer and OOxOy memory stack has been applied for the flexible memory system.

• ETRI Journal
• /
• 제45권4호
• /
• pp.650-665
• /
• 2023

A novel smart metering technique capable of anomaly detection was proposed for real-time home power management system. Smart meter data generated in real-time were obtained from 900 households of single apartments. To detect outliers and missing values in smart meter data, a deep learning model, the autoencoder, consisting of a graph convolutional network and bidirectional long short-term memory network, was applied to the smart metering technique. Power management based on the smart metering technique was executed by multi-objective optimization in the presence of a battery storage system and an electric vehicle. The results of the power management employing the proposed smart metering technique indicate a reduction in electricity cost and amount of power supplied by the grid compared to the results of power management without anomaly detection.