• JSTS:Journal of Semiconductor Technology and Science
• /
• 제4권3호
• /
• pp.222-227
• /
• 2004

The sub-bitline (SBL) sensing voltage of a cell and total cell array can be measured by the method of SBL voltage evaluation method. The MOSAID tester can collect all SBL signals. The hierarchical bitline of unit cell array block is composed of the cell array of 2k rows and 128 columns, which is divided into 32 cell array sections. The unit cell array section is composed of the cell array of 64 rows and 128 columns. The average sensing voltage with 2Pr value of $5{\mu}C/cm^2$ and SBL capacitance of 40fF is about 700mV at 3.0V operation voltage. That is high compensation method for capacitor size degradation effect. Thus allowed minimum 2Pr value for high density Ferroelectric RAM (FeRAM) can move down to about less than $5{\mu}C/cm^2$.

• Proceedings of the Korean Vacuum Society Conference
• /
• 한국진공학회 2012년도 제42회 동계 정기 학술대회 초록집
• /
• pp.388-388
• /
• 2012

In this letter, We have investigated cell characteristics of the alloy FePt-NDs charge trapping memory capacitors with high-k $Al_2O_3$ dielectrics as a blocking oxide. The capacitance versus voltage (C-V) curves obtained from a representative MOS capacitor embedded with FePt-NDs synthesized by the post deposition annealing (PDA) treatment process exhibit the window of flat-band voltage shift, which indicates the presence of charge storages in the FePt-NDs. It is shown that NDs memory with high-k $Al_2O_3$ as a blocking oxide has performance in large memory window and low leakage current when the diameter of ND is below 2 nm. Moreover, high-k $Al_2O_3$ as a blocking oxide increases the electric field across the tunnel oxide, while reducing the electric field across the blocking layer. From this result, this device can achieve lower P/E voltage and lower leakage current. As a result, a FePt-NDs device with high-k $Al_2O_3$ as a blocking oxide obtained a~7V reduction in the programming voltages with 7.8 V memory.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 한국전기전자재료학회 2004년도 하계학술대회 논문집 Vol.5 No.1
• /
• pp.235-238
• /
• 2004

본 연구는 반도체소자 제조공정에 적용되는 CMP공정 중 LPP(Landing Plug Poly) Contact간의 소자 분리를 위해 진행되는 LPP CMP의 후 세정 과정에서 유발되는 방사형 Defect 제거에 관한 내용이다. 방사형 Defect은 LPP CMP 후에 노출되는 BPSG, Poly, Nitride Film과 연마재로 사용되는SiO2 입자, 후 세정과정에서 적용되는 SC-1, DHF, $NH_4OH$ Chemical과 Brush와의 상호작용에 의해 발생되며, Cleaning시의 산성 분위기 하에서 각 물질간의 pH와 Zeta Potential의 차이에서 기인한다. 이 Defect을 제거하기 위해 LPP CMP후에 Film 표면에 노출되는 각 물질의 표면 특성과 CMP 후 오염입자의 흡착과 재 흡착에 영향을 미치는 Electrostatic force와 Van der Waals force, PVA Brush에 의한 Mechanical force의 상호작용을 고려하여 최적 후 세정 조건을 제시 하였다.

• 한국전자현미경학회:학술대회논문집
• /
• 한국현미경학회 2001년도 제32차 추계학술대회
• /
• pp.92-96
• /
• 2001

• Proceedings of the IEEK Conference
• /
• 대한전자공학회 2008년도 하계종합학술대회
• /
• pp.589-590
• /
• 2008

This paper describes an improved design of graphic memory for QVGA ($320{\times}240\;RGB$) - scale 262k-color LCD Driver IC. A distributor block is adopted to reduce graphic RAM area, which is accomplished with 1/8 data lines of the previous structure. In line-read operation, the drivabilty of memory array cell is improved by partitioning a word line according to the row address. The proposed graphic memory circuit has been designed in transistor level using $0.18{\mu}m$ CMOS technology library and verified using Hsim.

• Journal of the Korean Institute of Telematics and Electronics A
• /
• 제31A권8호
• /
• pp.111-121
• /
• 1994

This paper proposes a memory testable code called MTA(Memory TestAble) code which is based on error correcting code technique for testing functional faults in semiconductor memories. The characteristics of this code are analyzed and compared with those of conventional codes. The developed decoding technique for this code can reduce the decoder circuits up to 70% and obtain two-times faster decoding speed than other codes such as hamming code or Hsiao code. The MTA code is eccectively applicable to parallel testing of semiconductor memories because it has the same information length and parity length. It can detect from single error functional faults to triple error in semiconductor memories.

• JSTS:Journal of Semiconductor Technology and Science
• /
• 제4권1호
• /
• pp.45-51
• /
• 2004

We have proposed a new shallow trench isolation (STI) process using flowable oxide (F-oxide) chemical vapor deposition (CVD) for DRAM application and it was successfully developed. The combination of F-oxide CVD and HDP CVD is thought to be the superior STI gap-filling process for next generation DRAM fabrication because F-oxide not only improves STI gap-filling capability, but also the reduced local stress by F-oxide in narrow trenches leads to decrease in junction leakage and gate induced drain leakage (GIDL) current. Finally, this process increased data retention time of DRAM compared to HDP STI. However, a serious failure occurred by symphonizing its structural dependency of deposited thickness with poor resistance against HF chemicals. It could be suppressed by reducing the flow time during F-oxide deposition. It was investigated collectively in terms of device yield. In conclusion, the combination of F-oxide and HDP oxide is the very promising technology for STI gap filling process of sub-100nm DRAM technology.

• JSTS:Journal of Semiconductor Technology and Science
• /
• 제11권2호
• /
• pp.121-129
• /
• 2011

It is progressing as new advents and remarkable developments of mobile device every year. On the upper line reason, NAND FLASH large density memory demands which can be stored into portable devices have been dramatically increasing. Therefore, the cell size of the NAND Flash memory has been scaled down by merely 50% and has been doubling density each per year. [1] However, side effects have arisen the cell distribution and reliability characteristics related to coupling interference, channel disturbance, floating gate electron retention, write-erase cycling owing to shrinking around 20nm technology. Also, FLASH controller to manage shrink effect leads to speed and current issues. In this paper, It will be introduced to solve cycling, retention and fail bit problems of sub-deep micron shrink such as Virtual negative read used in moving read, randomization. The characteristics of retention, cycling and program performance have 3 K per 1 year and 12.7 MB/s respectively. And device size is 179.32 $mm^2$ (16.79 mm ${\times}$ 10.68 mm) in 3 metal 26 nm CMOS.

• Journal of Advanced Navigation Technology
• /
• 제15권6호
• /
• pp.1104-1110
• /
• 2011

The conventional semiconductor equipment has adopted SRAM module as the test pattern memory, which has a simple design and does not require refreshing. However, SRAM has its disadvantages as it takes up more space as its capacity becomes larger, making it difficult to meet the requirements of large memories and compact size. if DRAM is adopted as the semiconductor inspection equipment, it takes up less space and costs less than SRAM. However, DRAM is also disadvantageous because it requires the memory cell refresh, which is not suitable for the semiconductor examination equipments that require correct timing. Therefore, In this paper, we will proposed an algorithm for punctuality guarantee of memory-free inspection equipment using DDR2 SDRAM. And we will Developed memory controller using punctuality guarantee algorithm. As the results, show that when we adopt the DDR2 SDRAM, we can get the benefits of saving 13.5 times and 5.3 times in cost and space, respectively, compared to the SRAM.

• Proceedings of the IEEK Conference
• /
• 대한전자공학회 2008년도 하계종합학술대회
• /
• pp.385-386
• /
• 2008

Reducing the PR(Photoresist) dispense Rate is one of the important issues in Photolithography. It is a main concern that variation in PR dispense rate and existance of microbubble. so we need to measure the photoresist dispense rate more precisely. This paper presented a noble sensor of measuring the PR dispense and detecting the microbubble.