1 |
K. Saino, S. Horiba, S. Uchiyama, Y. Takaish, M. Takenaka, T. Uchida, Y. Takada, K. Koyama, H. Miyake and C. Hu, 'Impact of gate-Induced drain leakage current on the tail distribution of DRAM data retention time,' IEEE, IEDM Tech. Dig., pp. 149, 1998
DOI
|
2 |
M. Nandakumar, A. Chatterjee, S. Sridhar, K. Joyner, M. Rodder and I.-C. Chen, 'Shallow trench isolation for advanced ULSI CMOS technologies,' IEEE, IEDM Tech. Dig., pp. 133, 1998
DOI
|
3 |
D.-C. Kim, S. K. Park, H. S. Hong, Y. T. Kim, et. al., 'Impact of rapid thermal annealing on data retention time for 256 Mb and 1Gb DRAM technology,' IEEE, IEDM Tech. Dig., pp. 399, 2001
DOI
|
4 |
T. Kuroi, T. Uchida, K. Horita, M. Sakai, Y. Itoh, Y. Inoue and T. Nishimura, 'Stress analysis of shallow trench isolation for 26MDRAM and beyond,' IEEE, IEDM Tech. Dig., pp. 141, 1998
DOI
|