• Title/Summary/Keyword: memory application

Search Result 1,091, Processing Time 0.025 seconds

Application of shape memory alloy prestressing devices on an ancient aqueduct

  • Chrysostomou, Christis Z.;Stassis, Andreas;Demetriourder, Themos;Hamdaoui, Karim
    • Smart Structures and Systems
    • /
    • v.4 no.2
    • /
    • pp.261-278
    • /
    • 2008
  • The results of the application of shape memory alloy (SMA) prestressing devices on an aqueduct are presented in this paper. The aqueduct was built in 1747 to provide water to the city of Larnaca and to its port. Because of its importance to the cultural heritage of Cyprus, the aqueduct has been selected as one of the case-study monuments in the project Wide-Range Non-Intrusive devices toward Conservation of Historical Monuments in the Mediterranean Area (WIND-CHIME). The Department of Antiquities of Cyprus, acting in a pioneering way, have given their permission to apply the devices in order to investigate their effectiveness in providing protection to the monument against probable catastrophic effects of earthquake excitation. The dynamic characteristics of the structure were determined in two separate occasions and computational models were developed that matched very closely the dynamic characteristics of the structure. In this paper the experimental setup and the measured changes in the dynamic characteristics of the monument after the application of the SMA devices are described.

Memory Behavior in Scientific vs. Commercial Applications

  • Kim, Taegyoun;Heejung Wang;Lee, Kangwoo
    • Proceedings of the IEEK Conference
    • /
    • 1999.11a
    • /
    • pp.421-425
    • /
    • 1999
  • As the market size of multiprocessor systems for commercial applications, parallel systems, especially cache-coherent shared-memory multiprocessors that are conventionally designed for scientific applications need to be tuned in different fashion to achieve the best performance for new application area. In this paper, indepth investigation on the memory behavior which is the primary cause for performance changes were made. We chose representative benchmarks in scientific and commercial application areas. After running execution-driven simulation for bus-based cache-coherent shared-memory multiprocessors, we experienced significant differences and conclude that the systems must be carefully and differently designed to achieve the best performance when they are built for distinct applications.

  • PDF

Code Optimization Techniques to Reduce Energy Consumption of Multimedia Applications in Hybrid Memory

  • Dadzie, Thomas Haywood;Cho, Seungpyo;Oh, Hyunok
    • IEIE Transactions on Smart Processing and Computing
    • /
    • v.5 no.4
    • /
    • pp.274-282
    • /
    • 2016
  • This paper proposes code optimization techniques to reduce energy consumption of complex multimedia applications in a hybrid memory system with volatile dynamic random access memory (DRAM) and non-volatile spin-transfer torque magnetoresistive RAM (STT-MRAM). The proposed approach analyzes read/write operations for variables in an application. Based on the profile, variables with a high read operation are allocated to STT-MRAM, and variables with a high write operation are allocated to DRAM to reduce energy consumption. In this paper, to optimize code for real-life complicated applications, we develop a profiler, a code modifier, and compiler/link scripts. The proposed techniques are applied to a Fast Forward Motion Picture Experts Group (FFmpeg) application. The experiment reduces energy consumption by up to 22%.

A Demand Paging for Reducing The Memory Usage of OS-Less Embedded Systems (운영체제 없는 시스템의 메모리 절감을 위한 요구 페이징 기법)

  • Lew, Kyeung Seek;Jeon, Hyun Jae;Kim, Yong Deak
    • IEMEK Journal of Embedded Systems and Applications
    • /
    • v.6 no.1
    • /
    • pp.32-40
    • /
    • 2011
  • For a NAND booting based embedded system, an application program on the NAND flash memory is downloaded to the RAM when the system is booted. In this case, the application program exists in both the RAM and the NAND flash so the RAM usage is increased. In this paper, we suggested the demand paging technique for the decreasing of the RAM usage for OS-less NAND booting based embedded systems. As a result of a benchmark test, 40~80% of the code memory usage was reduced with below 5% of execution time delay.

MRAM Technology for High Density Memory Application

  • Kim, Chang-Shuk;Jang, In-Woo;Lee, Kye-Nam;Lee, Seaung-Suk;Park, Sung-Hyung;Park, Gun-Sook;Ban, Geun-Do;Park, Young-Jin
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.2 no.3
    • /
    • pp.185-196
    • /
    • 2002
  • MRAM(magnetic random access memory) is a promising candidate for a universal memory with non-volatile, fast operation speed and low power consumption. The simplest architecture of MRAM cell is a combination of MTJ(magnetic tunnel junction) as a data storage part and MOS transistor as a data selection part. This article will review the general development status of MRAM and discuss the issues. The key issues of MRAM technology as a future memory candidate are resistance control and low current operation for small enough device size. Switching issues are controllable with a choice of appropriate shape and fine patterning process. The control of fabrication is rather important to realize an actual memory device for MRAM technology.

Design of Memory Test Circuit for Sliding Diagonal Patterns (Sliding diagonal Pattern에 의한 Memory Test circuit 설계)

  • 김대환;설병수;김대용;유영갑
    • Journal of the Korean Institute of Telematics and Electronics A
    • /
    • v.30A no.1
    • /
    • pp.8-15
    • /
    • 1993
  • A concrete disign of memory circuit is presented aiming at the application of sliding diagonal test patterns. A modification of sliding diagonal test pattern includes the complexity reduction from O(n$^{32}$) to O(n) using parallel test memory concept. The control circuit design was based on delay-element, and verified via logic and circuit simulation. Area overhead was evaluated based on physical layout using a 0.7 micron design rule resulting in about 1% area increase for a typical 16Mbit DRAM.

  • PDF

Development and Application of Conducting Shape Memory Polyurethane Actuators (전도성 형상기억폴리우레탄 작동기의 개발 및 응용)

  • Baek, Il-Hyeon;Gu, Nam-Seo;Jeong, Yong-Chae;Jo, Jae-Hwan
    • Journal of the Korean Society for Aeronautical & Space Sciences
    • /
    • v.34 no.1
    • /
    • pp.56-64
    • /
    • 2006
  • This paper presents the development and application of a conducting shape memory polyurethane (CSMPU) actuator. While conventional shape memory polyurethanes were activated by external heat source, conducting shape memory polyurethanes introduced in 2004 are activated by electric power. Conducting shape memory polyurethane actuators were manufactured by adding carbon nano tube to conventional shape memory polyurethane. The main problem of the CSMPU developed in 2004 was bad dispersion of carbon nano tubes. In this paper, we tried to find how to solve the dispersion problem, and with a lot of elaborative works, conducting shape memory polyurethane actuators which had better electrical characteristics were developed. Then the actuation performance of the conducting shape memory polyurethane actuators was also measured and assessed. Finally, the possibility of applications were examined through the installation to Micro Air Vehicle.

Development and Application of Porous Superelastic TiNi Materials for Medical Implants

  • Gjunter, V.E.
    • Proceedings of the Korean Powder Metallurgy Institute Conference
    • /
    • 1998.10b
    • /
    • pp.7-7
    • /
    • 1998
  • Research activities of Russian Medical Engineering Center and Institute of Medical Materials of Shape Memory Alloys and Implants are presented as follows: ${\bullet}$ The direction of elaboration of porous shape memory alloys for medicine. ${\bullet}$ Medical and technical requirements and physical and mechanical criteria of porous shape memory implants elaboration. ${\bullet}$ Basic laws of heat-, stress- and strain-induced changes of mechanical properties, shape memory effect and superelasticity in porous TiNi-based alloys. ${\bullet}$ Methods of regulation of shape memory effect parameters in porous alloys and methods for controlling the regulation-induced changes of physical and mechanical properties. ${\bullet}$ Original technologies of elaboration of porous alloys In various fields of medicine. ${\bullet}$ Arrangement of serial production of shape memory porous implants and examples of their medical use.

  • PDF

A Study for Protecting the Virtual Memory of Applications (어플리케이션의 가상 메모리 보호를 위한 연구)

  • Kim, Dong-Ryul;Moon, Jong-sub
    • IEMEK Journal of Embedded Systems and Applications
    • /
    • v.11 no.6
    • /
    • pp.335-341
    • /
    • 2016
  • As information technology advances rapidly, various smart devices are becoming an essential element in our lives. Smart devices are providing services to users through applications up on the operating system. Operating systems have a variety of rules, such as scheduling applications and controlling hardwares. Among those rules, it is significant to protect private information in the information-oriented society. Therefore, isolation task, that makes certain memory space separated for each application, should highly be guaranteed. However, modern operating system offers the function to access the memory space from other applications for the sake of debugging. If this ability is misused, private information can be leaked or modified. Even though the access authority to memory is strictly managed, there exist cases found exploited. In this paper, we analyze the problems of the function provided in the Android environment that is the most popular and opened operating system. Also, we discuss how to avoid such kind of problems and verify with experiments.