• Title/Summary/Keyword: low-power

Search Result 14,265, Processing Time 0.045 seconds

Low Power Smart Sensing Algorithm based on Context Aware (상황인지 기반 스마트 저전력 센싱 기술)

  • Kim, Seong-Joong;Park, Woo-Chool;Seo, Hae-Moon;Park, Man-Kyu
    • Proceedings of the Korea Information Processing Society Conference
    • /
    • 2011.11a
    • /
    • pp.44-47
    • /
    • 2011
  • In this paper, we propose context-aware based on Low Power Sensing Algorithm. The proposed sensing algorithm reduces power consumptions using low-power sensing algorithms and low-power sensing protocols. Experimental results show that the average power consumption of the proposed method is up to half consumption that of the conventional method.

A Study of CPLD Low Power Algorithm using Reduce Glitch Power Consumption (글리치 전력소모 감소를 이용한 CPLD 저전력 알고리즘 연구)

  • Hur, Hwa Ra
    • Journal of Korea Society of Digital Industry and Information Management
    • /
    • v.5 no.3
    • /
    • pp.69-75
    • /
    • 2009
  • In this paper, we proposed CPLD low power algorithm using reduce glitch power consumption. Proposed algorithm generated a feasible cluster by circuit partition considering the CLB condition within CPLD. Glitch removal process using delay buffer insertion method for feasible cluster. Also, glitch removal process using same method between feasible clusters. The proposed method is examined by using benchmarks in SIS, it compared power consumption to a CLB-based CPLD low power technology mapping algorithm for trade-off and a low power circuit design using selective glitch removal method. The experiments results show reduction in the power consumption by 15% comparing with that of and 6% comparing with that of.

Combustion Technology for Low Rank Coal and Coal-Biomass Co-firing Power Plant (저급탄 석탄화력 및 석탄-바이오매스 혼소 발전을 위한 연소 기술)

  • Lee, Donghun;Ko, Daeho;Lee, Sunkeun;Baeg, Guyeol
    • 한국연소학회:학술대회논문집
    • /
    • 2013.06a
    • /
    • pp.129-132
    • /
    • 2013
  • The low rank coal combustion and biomass-coal co-firing characteristics were reviewed on this study for the power plant construction. The importance of using low rank coal(LRC) for power plant is increasing gradually due to power generation economy and biomass co-firing is also concentrated as power source because it has carbon neutral characteristics to reduce green-house effect. The combustion characteristics of low rank coal and biomass for a 310MW coal firing power plant and a 100MW biomass and coal co-firing power plant were studied to apply into actual power plant design and optimized the furnace and burner design.

  • PDF

A novel approach for designing of variability aware low-power logic gates

  • Sharma, Vijay Kumar
    • ETRI Journal
    • /
    • v.44 no.3
    • /
    • pp.491-503
    • /
    • 2022
  • Metal-oxide-semiconductor field-effect transistors (MOSFETs) are continuously scaling down in the nanoscale region to improve the functionality of integrated circuits. The scaling down of MOSFET devices causes short-channel effects in the nanoscale region. In nanoscale region, leakage current components are increasing, resulting in substantial power dissipation. Very large-scale integration designers are constantly exploring different effective methods of mitigating the power dissipation. In this study, a transistor-level input-controlled stacking (ICS) approach is proposed for minimizing significant power dissipation. A low-power ICS approach is extensively discussed to verify its importance in low-power applications. Circuit reliability is monitored for process and voltage and temperature variations. The ICS approach is designed and simulated using Cadence's tools and compared with existing low-power and high-speed techniques at a 22-nm technology node. The ICS approach decreases power dissipation by 84.95% at a cost of 5.89 times increase in propagation delay, and improves energy dissipation reliability by 82.54% compared with conventional circuit for a ring oscillator comprising 5-inverters.

802.11 practical improvements using low power technology

  • Bhargava, Vishal;Raghava, N.S.
    • KSII Transactions on Internet and Information Systems (TIIS)
    • /
    • v.16 no.5
    • /
    • pp.1735-1754
    • /
    • 2022
  • The reliability and performance of WiFi need optimization because of the rising number of WiFi users day by day. A highlighted point is saving power while transmitting and receiving packets using WiFi devices. Wake-on-Wlan (WoW) is also implemented to improve energy consumption, but it also needs betterment. This paper will introduce universal ideas to transmit and receive packets using low-power technology like Bluetooth or BLE (Bluetooth low energy). While looking for power-saving ways in this research, WiFi connection and maintenance also take care using lesser power-consuming technology. Identifying different use-cases where low power technology can help save energy and maintain 802.11 connection is part of the research. In addition, the proposed method discuss energy saving with unicast and broadcast/multicast data. Calculation of power-saving and comparison with standalone WiFi usage clearly shows the effectiveness of the proposed method.

Design of a Low-Power Parallel Multiplier Using Low-Swing Technique (저 전압 스윙 기술을 이용한 저 전력 병렬 곱셈기 설계)

  • Kim, Jeong-Beom
    • The KIPS Transactions:PartA
    • /
    • v.14A no.3 s.107
    • /
    • pp.147-150
    • /
    • 2007
  • This paper describes a new low-swing inverter for low power consumption. To reduce a power consumption, an output voltage swing is in the range from 0 to VDD-2VTH. This can be done by the inverter structure that allow a full swing or a swing on its input terminal without leakage current. Using this low-swing voltage technology, we proposed a low-power 16$\times$16 bit parallel multiplier. The proposed circuits are designed with Samsung 0.35$\mu$m standard CMOS process at a 3.3V supply voltage. The validity and effectiveness are verified through the HSPICE simulation.. Compared to the previous works, this circuit can reduce the power consumption rate of 17.3% and the power-delay product of 16.5%.

Design of a Low-Power CVSL Full Adder Using Low-Swing Technique (Low-Swing 기술을 이용한 저 전력 CVSL 전가산기 설계)

  • Kang Jang Hee;Kim Jeong Beom
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.42 no.2 s.332
    • /
    • pp.41-48
    • /
    • 2005
  • In this paper, we propose a new Low-Swing CVSL full adder for low power consumption. An $8\times8$ parallel multiplier is used for the comparison between the proposed Low-Swing CVSL full adder with conventional CVSL full adder. Comparing the previous works, this circuit is reduced the power consumption rate of $13.1\%$ and the power-delay-product of $14.3\%$. The validity and effectiveness of the proposes circuits are verified through the HSPICE under Hynix $0.35{\mu}m$ standard CMOS process.

The Low Power Algorithm of ZigBee Router for Non Beacon Enabled PAN (Non Beacon Enabled PAN 환경에서 ZigBee Router의 저전력 알고리즘)

  • Yoon, Sung-Kun;Park, Su-Jin;Lee, Ho-Eung;Park, Hyun-Ju
    • 한국HCI학회:학술대회논문집
    • /
    • 2008.02a
    • /
    • pp.280-285
    • /
    • 2008
  • ZigBee is Low Power and Low Data Rate Wireless Communication protocol. It apply to much Ubiquitous Sensor Network. ZigBee PAN is two type PAN. One is Beacon Enabled PAN, the other is Non Beacon Enabled PAN. To support Low Power in Non Beacon Enabled PAN, End-Device enter Active status at End-Device's wishing time and send a data. So, Router does not know End-Device sends a data time. To solving this problem, Router must always exist to Active status. In this case, Router receive a power supply always in Non Beacon Enabled PAN. But Router does not receive a power supply always, Router can not normal operation, such as Router use a battery. To solve this problem, Router will be support low power. In this paper, we will present Router's Low Power Algorithm. And we suggest 'PAN Time'. Device use 'PAN Time' for PAN synchronous. Router using Low Power Algorithm can be enter to inactive status. So Non Beacon Enabled PAN of Router support the low power mode Therefore Router does not receive a power supply always, Router can normal operation.

  • PDF

A High Performance Three-Phase Telecom Supply Incorporating a HF Switched Mode Rectifier with a Phase Shifted PWM Controller

  • Shahani, Arushi;Singh, Bhim;Bhuvaneshwari, G.
    • Journal of Power Electronics
    • /
    • v.10 no.3
    • /
    • pp.219-227
    • /
    • 2010
  • Telecom supplies need to conform to low Total Harmonic Distortion (THD) and high Power Factor (PF) as per IEC 61000-3-2 and IEEE 519-1992 standards. These high rating power supplies use a three phase utility in which low THD and high PF are realized via various passive and active wave shaping schemes. In this paper, a new design for three phase telecom power supplies is presented with circuit parameter values optimized for high performance in terms of a low THD, high PF, low ripple and high line and load regulation using a suitable combination of various strategies. The performance of the power supply is validated by extensive simulations.

COS MEMS System Design with Embedded Technology (Embedded 기술을 이용한 COS MEMS 시스템 설계)

  • Hong, Seon Hack;Lee, Seong June;Park, Hyo Jun
    • KEPCO Journal on Electric Power and Energy
    • /
    • v.6 no.4
    • /
    • pp.405-411
    • /
    • 2020
  • In this paper, we designed the COS MEMS system for sensing the falling detection and explosive noise of fuse link in COS (Cut Out Switch) installing on the power distribution. This system analyzed the failure characteristics and an instantaneous breakdown of power distribution. Therefore, our system strengths the industrial competence and guaranties the stable power supply. In this paper, we applied BLE (Bluetooth Low Energy) technology which is suitable protocol for low data rate, low power consumption and low-cost sensor applications. We experimented with LSM6DSOX which is system-in-module featuring 3 axis digital accelerometer and gyroscope boosting in high-performance mode and enabling always-on low-power features for an optimal motion for the COS fuse holder. Also, we used the MP34DT05-A for gathering an ultra-compact, low power, omnidirectional, digital MEMS microphone built with a capacitive sensing element and an IC interface. The proposed COS MEMS system is developed based on nRF52 SoC (System on Chip), and contained a 3-axis digital accelerometer, a digital microphone, and a SD card. In this paper of experiment steps, we analyzed the performance of COS MEMS system with gathering the accelerometer raw data and the PDM (Pulse Data Modulation) data of MEMS microphone for broadcasting the failure of COS status.