• 한국철도학회:학술대회논문집
• /
• 한국철도학회 1998년도 창립기념 춘계학술대회 논문집
• /
• pp.280-286
• /
• 1998

In recent years, the interest in noise increases gradually and the low noise level becomes one of the important performances in electrical equipment for railway vehicle. In the auxiliary power supply, most of the noise is made by the current ripple of alternating current reactor(ACL) which filters the output voltage. And this current ripple results from the voltage harmonics across the ACL. So the noise can be reduced by eliminating the voltage harmonics across the ACL. This paper shows harmonic eliminating technique which is making gating signals of upper and lower inverter have a phase difference in the 12-step inverter type auxiliary power supply. This technique was proved by testing on the developed 180KVA auxiliary power supply using IGBT.

• 전자공학회논문지A
• /
• 제32A권11호
• /
• pp.71-78
• /
• 1995

Based on the popular 4-transistor SRAM cell, an analytical expression of the minimum cell ratio was derived by modeling the static read operation. By analyzing the relatively simple expression for the minimum cell ratio, which was derived assuming the ideal transistor characteristics, effects of the changes in supply voltage and process parameters on the minimum cell ratio was predicted, and the minimum power supply voltage for read operation was determined. The results were verified by simulations utilizing the suggested simulation method, which is suitable for monitoring the lower limit of supply voltage for proper cell operation. From the analysis, it was shown that the worst condition for cell operation is low temperature and low supply voltage, and that the operation margin can be effectively improved by reducing the threshold voltage of the cell transistors.

• JSTS:Journal of Semiconductor Technology and Science
• /
• 제10권1호
• /
• pp.55-60
• /
• 2010

For battery-powered device applications, which grow rapidly in the electronic market today, low-power becomes one of the most important design issues of CMOS VLSI circuits. A multi-VDD system, which uses more than one power-supply voltage in the same system, is an effective way to reduce the power consumption without degrading operating speed. However, in the multi-VDD system, level converters should be inserted to prevent a large static current flow for the low-to-high conversion. The insertion of the level converters induces the overheads of power consumption, delay, and area. In this paper, we propose a new level converter which can provide the level up/down conversions for the various input and output voltages. Since the proposed level converter uses only one power-supply voltage, it has an advantage of reducing the complexity in physical design. In addition, the proposed level converter provides lower power and higher speed, compared to existing level converters.

• Journal of Power Electronics
• /
• 제11권4호
• /
• pp.520-526
• /
• 2011

This paper presents a balanced soft-chopping circuit and a modified PI controller for a high speed 4/2 Switched Reluctance Motor (SRM) with a 16 pulse per revolution encoder. The proposed balanced soft-chopping circuit can supply double the switching frequency in the fixed switching frequency of power devices to reduce current ripple. The modified PI controller uses maximum voltage, back-emf voltage and PI control modes to overcome the over-shoot current due to the time delay effect of current sensing. The maximum voltage mode can supply a fast excitation current with consideration of the hardware time delay. Then the back-emf voltage mode can suppress the current over-shoot with consideration of the feedback signal delay. Finally, the PI control mode can adjust the phase current to a desired value with a fast switching frequency due to the proposed balanced soft-chopping technology.

• KIEE International Transactions on Electrophysics and Applications
• /
• 제4C권5호
• /
• pp.193-200
• /
• 2004

In this study, we propose a small high voltage power supply, which uses a half-bridge ZCS resonant and Cockroft-Walton circuit as its ESP (Electrostatic Precipitator). This power supply transfers energy from the ZCS resonant inverter to the step-up transformer. The transformer secondary is then applied to the Cockroft-Walton circuit for generating high voltage as a discharging source of electrodes. It is highly efficient because its amount of switching losses are reduced by virtue of the current resonant half-bridge inverter, and also due to the small size, low parasitic capacitance in the transformer stage owing to the low number of winding turns of the step up transformer secondary combined with the Cockroft-Walton circuit. Using this power supply, experiments have been carried out as a function of the switching frequency and duty ratio in order to investigate the smoke removal characteristics. From these results, the best operational condition is obtained at the switching frequency of 9 kHz and the duty ratio of 50% in this ESP.

• 한국정보통신학회논문지
• /
• 제20권12호
• /
• pp.2401-2409
• /
• 2016

안드로이드 CPU 거버너는 CPU 주파수를 낮추어 CPU 공급 전압을 감소시키는 DVFS (Dynamic Voltage Frequency Scaling) 기반 전력 관리 기법을 사용한다. 그러나 CPU 주파수의 감소는 태스크의 실행 속도 지연을 유발한다. 이로 인해 태스크의 응답 시간 및 마감 시한 초과율이 증가하여 태스크가 제공하는 서비스의 품질 하락이 발생한다. 이에 본 논문에서는 다양한 안드로이드 CPU 거버너들을 전력 소비와 태스크의 응답성 및 마감 시한 측면에서 분석하였다.

• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 2001년도 하계종합학술대회 논문집(2)
• /
• pp.301-304
• /
• 2001

The analog multiplier is very useful building block in many circuits such as filter, frequency-shifter, and modulators. In recent year, The main design issue of circuit designer is low-voltage/low-power system design, because of all systems are recommended very integrated system and portable system In this paper, the proposed the four-quadrant analog multiplier is using the bulk-driven techniques. The bulk-driven technique is very useful technique in low-voltage system, compare with gate-driven technique. therefore the proposed analog multiplier is operated in 1V supply voltage. And the proposed analog multiplier is low power dissipation compare with the others. therefor the proposed analog multiplier is convenient in low-voltage/low-power in system.

• 한국인터넷방송통신학회논문지
• /
• 제22권5호
• /
• pp.99-103
• /
• 2022

밀리미터파 추적 레이더는 다양한 환경조건에서 운용하므로 입력전압의 큰 변동에도 안정적인 출력전원을 공급하는 전원공급기가 필요하며, 송수신기에 고품질의 전원공급을 위해 낮은 잡음레벨 특성을 가져야 한다. 본 논문에서는 Ka-대역 추적 레이더에 적용하기 위한 최대 출력 727 W급의 소형 전원공급기 설계 및 구현방안에 대해 기술한다. 전압안정도 및 효율 요구사항을 충족하기 위해 buck 타입의 DC-DC 컨버터의 윗면이 전원공급기의 커버와 맞닿게 배치하여 방열효율을 극대화하였다. 최대 부하 조건에서 시스템 효율 88.4 %, 전압정밀도 ±2 %, 잡음레벨은 전압값의 1 % 이내임을 확인하였다.

• 한국정보통신학회논문지
• /
• 제10권11호
• /
• pp.2014-2019
• /
• 2006

PDP구동회로는 160V 이상의 고전압을 유지하기 위한 스위칭 소자와 커패시터를 필요로 한다. 이러한 고전압용 소자의 사용은 PDP 구동회로의 가격을 상승시키고 전력 소모를 증가시키는 원인이 된다. 기존의 PDP 구동회로는 3개의 공급 전압원과 16개의 스위칭 소자로 구성 되어 있다. 그러나 본 논문에서는 2개의 공급 전압원과 12개의 스위칭 노자를 사용하고, 공급 전압도 기존의 공급 전압보다 낮은 공급 전압을 사용하는 구동회로를 제안한다. 컴퓨터시뮬레이션을 통하여 입력 주파수가 70kHz에서 100kHz일 때 45V 이상의 공급전압을 사용한다면 PDP 셀 구동을 위한 충분한 크기의 신호를 얻을 수 있음을 확인하였다.

• 전력전자학회논문지
• /
• 제23권3호
• /
• pp.168-173
• /
• 2018

In this paper, an auxiliary power supply (APS) for railroad cars is proposed. The APS can reduce the number of devices required to supply power through structural modification and operates at a high switching frequency by application of a SiC device. The voltage stress on the device in the proposed circuit can be reduced to less than half of the input voltage of the system; thus, a device with low breakdown voltage can be designed. By adapting a SiC device instead of an IGBT device, the proposed circuit can reduce switching and conduction losses and operate at a high switching frequency, thereby reducing output voltage and inductor current ripples in the proposed circuit. The theoretical analysis results of the proposed APS are verified with a 40 kW computer-based simulation and a 2 kW experiment.