1 |
H. S. Park, B. H. Lee and Y. H. Kim, “Level converting flip-flops for high-speed and low-power applications,” IEICE Trans. Fundamentals, Vol.E89-A, No.6, pp.1740-1743, June 2006.
DOI
|
2 |
Internatioanl technology roadmap for semiconductor (ITRS), 2008 Update.
|
3 |
R. K. Krishnamurthy, A. Alvandpour, V. De, and S. Borkar, “High-performance and low-power challenges for sub-70nm microprocessor circuits,” in Proc. IEEE Custom Integrated Circuits Conf., pp.125-128, May 2002.
|
4 |
K. Usami, M. Igarashi, F. Minami, T. Ishikawa, M. Kanazawa, M. Ichida, and K. Nogami, “Automated low-power technique exploiting multiple supply voltages applied to a media processor,” IEEE J. of Solid-State Circuits, Vol.33, No.3, pp.463-472, March 1998.
DOI
ScienceOn
|
5 |
D. E. Lackey, P. S. Zuchowski, T. R. Bednar, D. W. Stout, S. W. Gould, and J. M. Cohn, “Managing power and performance for system-on-chip designs using voltage islands,” in Proc. IEEE/ACM International Conference on Computer Aided Design, pp.195-202, Nov. 2002.
|
6 |
F. Ishihara, F. Sheikh, and B. Nikolic, “Level conversion for dual-supply systems,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., Vol.12, No.2, pp.185-195, Feb. 2004.
DOI
ScienceOn
|
7 |
R. Puri, L. Stok, J. Cohn, D. Kung, D. Pan, D. Sylvester, A. Srivastava, and S. Kulkarni, “Pushing ASIC performance in a power envelope,” in Proc. IEEE/ACM Design Automation Conference, pp.788-793, June 2003.
|
8 |
V. Stojanovic and V. G. Oklobdzija, “Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems,” IEEE J. of Solid-State Circuits, Vol.34, No.4, pp.536-548, April 1999.
DOI
ScienceOn
|