• 한국표면공학회:학술대회논문집
• /
• 한국표면공학회 1998년도 추계학술발표회 초록집
• /
• pp.27-28
• /
• 1998

• 한국정밀공학회:학술대회논문집
• /
• 한국정밀공학회 2001년도 춘계학술대회 논문집
• /
• pp.1121-1124
• /
• 2001

In this study, we verify th effects of pattern density on interlayer dielectric chemical mechanical polishing process based on the analysis of Preston's equation and confirm this analysis by several experiments. Appropriate modeling equation, transformed form Preston's equations used in glass polishing, will be suggested and described the effects of this modeling during pattern wafer ILD CMP. Results indicate that the modeling is well agreed to middle density structure of the die in pattern wafer, but has some error in low and high density structure of the die. Actually, the die used in Fab, was designed to have a appropriate density, therefore this modeling will be suitable for estimating the results of ILD CMP.

• 한국정밀공학회:학술대회논문집
• /
• 한국정밀공학회 1997년도 추계학술대회 논문집
• /
• pp.935-938
• /
• 1997

Recently, the minimum line width shows a tendency to decrease and the multi-level increase in semiconductor. Therefore, a planarization technique is needed and chemical mechanical polishing(CMP) is considered as one of the most suitable process. CMP accomplishes a high polishing performance and a global planarization of high quality. But there are several defects in CMP such as micro-scratches, abrasive contaminations, and non-uniformity of polished wafer edges. Wet etching include of Spin-etching can improve he defects of CMP. It uses abrasive-free chemical solution instead of slurry. On this study, ILD(INterlayer-Dielectric) was removed by CMP and wet-etching methods in order to investigate the superiority of wet etching mechanism. In the thin film wafer, the results were evaluated at a viewpoint of material removal rate(MRR) and within wafer non-uniformity(WIWNU). And pattern step height was also compared for planarization characteristics of the patterned wafer.

• Transactions on Electrical and Electronic Materials
• /
• 제8권2호
• /
• pp.53-57
• /
• 2007

In this study, a novel slurry containing ceria as the abrasive particles was analyzed in terms of its frictional, thermal and kinetic attributes for interlayer dielectric (ILD) CMP application. The novel slurry was used to polish 200-mm blanket ILD wafers on an $IC1000_{TM}$ K-groove pad with in-situ conditioning. Polishing pressures ranged from 1 to 5 PSI and the sliding velocity ranged from 0.5 to 1.5 m/s. Shear force and pad temperature were measured in real time during the polishing process. The frictional analysis indicated that boundary lubrication was the dominant tribological mechanism. The measured average pad leading edge temperature increased from 26.4 to $38.4\;^{\circ}C$ with the increase in polishing power. The ILD removal rate also increased with the polishing power, ranging from 400 to 4000 A/min. The ILD removal rate deviated from Prestonian behavior at the highest $p{\times}V$ polishing condition and exhibited a strong correlation with the measured average pad leading edge temperature. A modified two-step Langmuir-Hinshelwood kinetic model was used to simulate the ILD removal rate. In this model, transient flash heating temperature is assumed to dominate the chemical reaction temperature. The model successfully captured the variable removal rate behavior at the highest $p{\times}V$ polishing condition and indicates that the polishing process was mechanical limited in the low $p{\times}V$ polishing region and became chemically and mechanically balanced with increasing polishing power.

• 한국정밀공학회:학술대회논문집
• /
• 한국정밀공학회 2003년도 춘계학술대회 논문집
• /
• pp.86-89
• /
• 2003

Chemical Mechanical Planarization(CMP) has been accepted as the most effective processes for ultra large scale integrated (ULSI) chip manufacturing. However, as the polishing process continues, pad pores get to be glazed by polishing residues, which hinder the supply of new slurry. And pad surface is ununiformly deformed as real contact distance. These defects make material removal rate(MRR) decrease with a number of polishied wafer. Also the desired within-chip planarity, within wafer non-uniformity(WIWNU) and wafer to wafer non-uniformity(WTWNU) arc unable to be achieved. So, pad conditioning in CMP Process is essential to overcome these defects. The eletroplated or brazed diamond conditioner is used as the conventional conditioning. And. allumina long fiber, the jet power of high pressure deionized water, vacuum compression. ultrasonic conditioner aided by cavitation effect and ceramic plate conditioner are once used or under investigation. But. these methods arc not sufficient for ununiformly deformed pad surface and the limits of conditioning effect. So this paper focuses on the characteristics of diamond conditioner which reopens glazed pores and removes ununiformly deformed pad away.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2005년도 하계학술대회 논문집 Vol.6
• /
• pp.651-652
• /
• 2005

Chemical mechanical polishing (CMP) has emerged as the planarization technique of choice in integrated circuit manufacturing. Especially, polishing pad is considered as one of the most important consumables because of its properties. Generally, conventional polishing pad has irregular pores and asperities. If conditioning process is except from whole polishing process, smoothing of asperities and pore glazing occur on the surface of the pad, so repeatability of polishing performances cannot be expected. In this paper, CMP pad with microstructure was made using micro-molding technology and repeatability of ILD(interlayer dielectric) CMP performances and was evaluated.

• 반도체디스플레이기술학회지
• /
• 제7권1호
• /
• pp.41-45
• /
• 2008

We studied the electrical characteristics of low-k SiOCR interlayer dielectric(ILD) films fabricated by plasma enhanced chemical vapor deposition (PECVD). The precursor bis-trimethylsilylmethane (BTMSM) was introduced into the reaction chamber with the various flow rates. The absorption intensities of Si-O-$CH_x$, bonding group and Si-$CH_x$, bonding group changed synchronously for the variation of precursor flow rate, but the intensity of Si-O-Si(C) responded asynchronously with the $CH_x$, combined bonds. The SiOCH films revealed ultra low dielectric constant around 2.1(1) and reduced further below 2.0 by heat treatments.

• 한국전기전자재료학회논문지
• /
• 제22권1호
• /
• pp.47-52
• /
• 2009

We studied the electrical characteristics of low-k SiOCH interlayer dielectric(ILD) films fabricated by plasma enhanced chemical vapor deposition (PECVD). BTMSM precursor was evaporated and introduced with the flow rates from 16 sccm to 25 sccm by 1 sccm step with the constant flow rate of 60 sccm $O_2$ in process chamber. The vibrational groups of SiOCH thin films were analyzed by FT!IR absorption lines, and the dielectric constant of the low-k SiOCH thin films were obtained by measuring C-V characteristic curves. The heat treatment on SiOCH thin films reduced the FTIR absorption intensity of the Si-O-$CH_3$ bonding group and Si-$CH_3$ bonding group but increased the intensity of Si-O-Si(C) bonding group. The SiOCH ILD films could have low dielectric constant $k\;{\simeq}\;2$ and also be reduced further by decreasing the $CH_3$ group density and increasing Si-O-Si(C) group density through annealing process.

• 한국전기전자재료학회논문지
• /
• 제21권4호
• /
• pp.362-367
• /
• 2008

We have Manufactured the low-k dielectric interlayer fabricated by plasma enhanced chemical vapor deposition (PECVD), The thin film of SiOCH is studied correlation between components and Dielectric constant. The precursor was evaporated and introduced with the flow rates from 16 sccm to 25 sccm by 1sccm step in the constant flow rate of 60 sccm $O_2$ in process chamber. The chemical characteristics of SiOCH were analyzed by measuring FT/IR absorption lines and obtained each dielectric constant measuring C-V. Then compare respectively. ILD of BTMSM/$O_2$ could have low dielectric constant about $k\sim2$, and react sensitively. Also dielectric constant could be decreased by the effects of decreasing $CH_3$ and growing Si-O-Si(C) after annealing process.

• 한국정밀공학회지
• /
• 제19권5호
• /
• pp.149-158
• /
• 2002

Recently, the minimum line width shows a tendency to decrease and the multi-level increases in semiconductor. Therefore, a planarization technique is needed and chemical mechanical polishing(CMP) is considered as one of the most suitable process. CMP accomplishes a high polishing performance and a global planarization of high quality. However there are several defects in CMF, such as micro-scratches, abrasive contaminations and non-uniformity of polished wafer edges. Wet etching process including spin-etching can eliminate the defects of CMP. It uses abrasive-free chemical solution instead of slurry. On this study, ILD(Interlayer-Dielectric) was removed by CMP and wet etching process using DHF(Diluted HF) in order to investigate the possibility of planrization by wet etching mechanism. In the thin film wafer, the results were evaluated from the viewpoint of material removal rate(MRR) and within wafer non-uniformity(WIWNU). And the pattern step heights were also compared for the purpose of planarity characterization of the patterned wafer. Moreover, Chemical polishing process which is the wet etching process with mechanical energy was introduced and evaluated for examining the characteristics of planarization.